WO2005038413A1 - Separation frequency detection in a radar level gauge - Google Patents
Separation frequency detection in a radar level gauge Download PDFInfo
- Publication number
- WO2005038413A1 WO2005038413A1 PCT/SE2004/001496 SE2004001496W WO2005038413A1 WO 2005038413 A1 WO2005038413 A1 WO 2005038413A1 SE 2004001496 W SE2004001496 W SE 2004001496W WO 2005038413 A1 WO2005038413 A1 WO 2005038413A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit element
- output
- frequency
- level gauge
- clock
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01F—MEASURING VOLUME, VOLUME FLOW, MASS FLOW OR LIQUID LEVEL; METERING BY VOLUME
- G01F23/00—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm
- G01F23/22—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm by measuring physical variables, other than linear dimensions, pressure or weight, dependent on the level to be measured, e.g. by difference of heat transfer of steam or water
- G01F23/28—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm by measuring physical variables, other than linear dimensions, pressure or weight, dependent on the level to be measured, e.g. by difference of heat transfer of steam or water by measuring the variations of parameters of electromagnetic or acoustic waves applied directly to the liquid or fluent solid material
- G01F23/284—Electromagnetic waves
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S13/00—Systems using the reflection or reradiation of radio waves, e.g. radar systems; Analogous systems using reflection or reradiation of waves whose nature or wavelength is irrelevant or unspecified
- G01S13/88—Radar or analogous systems specially adapted for specific applications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S13/00—Systems using the reflection or reradiation of radio waves, e.g. radar systems; Analogous systems using reflection or reradiation of waves whose nature or wavelength is irrelevant or unspecified
- G01S13/02—Systems using reflection of radio waves, e.g. primary radar systems; Analogous systems
- G01S13/06—Systems determining position data of a target
- G01S13/08—Systems for measuring distance only
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S17/00—Systems using the reflection or reradiation of electromagnetic waves other than radio waves, e.g. lidar systems
- G01S17/88—Lidar systems specially adapted for specific applications
Definitions
- the present patent application relates to a separation frequency detector circuit for a radar level gauge in accordance with the preamble of claim 1.
- the present patent application further relates to a method for detection of a separation frequency in a radar level gauge in accordance with the preamble of claim 6.
- Non-contact range measurement pulse-echo radar systems for fluid level sensing in tanks and vats typically consist of a transmitter which is arranged to radiate short duration radio frequency (RF) bursts toward the surface of the product being stored in the tank or vat via a highly directional antenna. After a delay a receiver is gated at a particular point in time to receive energy which is reflected from the surface of the product. The timing of gating of the receiver is typically swept across a range of delays in a matter of milliseconds, such that a video output of the receiver can be provided as a scan like waveform.
- RF radio frequency
- This waveform replicates occurring echoes on a real-time scale, corresponding to the physical distances represented by the echoes as the exact delay of a received echo pulse in relation to the transmitted pulse, i.e. the time of flight of the pulse, provides a measure of the distance to the reflecting object.
- a precision digital pulse phase generator timing circuit is previously known through US 6,300,897 Bl which relates to a radar gauge adapted to sense fluid level in a tank and including a radar gauge circuit in which radar transmission and level sampling are controlled by a transmit frequency and a sample frequency respectively.
- a first frequency separation between first and second frequencies is controlled by a control input.
- the first and second frequencies can be divided to generate the transmit and sample frequencies, separated by a second frequency separation.
- At least one frequency difference is evaluated and the evaluation used to generate the control input, stabilizing the first frequency difference, and to correct the gauge output.
- This timing circuit previously known through Fig. 8 of US 6,300,897, comprises a frequency difference circuit which receives the transmit clock frequency and the sample clock frequency and generates a frequency difference output.
- a polarity sensing circuit senses the polarity of the sample clock relative to the frequency difference output and generates a polarity, or sign, output. Both of these functions are suggested to be performed using low cost type 7474 clocked D flip flop circuits.
- the above separation frequency detector is not a very robust solution. If the signal at the D-input changes within the forbidden set-up and hold-time window, one of two reactions of the flip-flop can be observed : 1) The flip-flop works perfectly with no special behaviour;
- the output of a the flip-flop is "metastable"
- the output voltage is higher than the low- level-limit, but lower than the high-level-limit i.e. it is in the forbidden area between digital low and high. This situation can last less than Ins, but could also last longer than 30ns.
- the state the D flip-flop goes to after being metastable is random.
- the resulting behavior for the prior art circuit is that, during the time frame when the phase slip between the TX and RX clock is such that the setup/hold requirements are being violated, the output signal of the D flip-flop may change state each time it is being clocked.
- each edge of the Delta F signal may toggle or "chatter" with the frequency of the TX-clock for a duration corresponding to the sweep/phase slip time when the setup/hold time are being violated.
- TX and RX clock will always have some degree of phase noise. If the phase slip / separation frequency is slow enough the output may toggle or "chatter" simply due to the phase noise of the clock signals. However, the D flip-flop will only toggle for sure if the maximum differential phase noise between the two clock signals is greater than the sum of the setup and hold time for the flip-flop.
- One object of the invention is to provide an improved separation frequency detector circuit for a radar or laser rangefinder.
- a further object of the present invention is to provide an improved method for detection of a separation frequency in a radar or
- [0014] Thanks to the provision of the steps of: arranging a first circuit element to receive a first clock frequency and a second clock frequency, and; arranging said first circuit element such that an instantaneous value of said first clock frequency will be transferred to and held at an output Q of said first circuit element once each period of said second clock frequency, and; arranging a second circuit element such that a predetermined value will be transferred to and held at an output Q of said second circuit element triggered by said output Q of said first circuit element, and; arranging said second circuit element to clear said predetermined value from said output Q of said second circuit element a predetermined time period after being triggered, and detecting at said output Q of said second circuit element an output signal comprising information relating to the separation frequency between said first and second clock frequencies of said radar level gauge which output signal will comprise a short pulse with a leading edge which will be synchronized with the first change of the original ⁇ F leading signal edge and no toggling will occur.
- Fig. 1 illustrates a typical signal definition, simple block diagram, of a timing generator for a radar level gauge.
- Fig. 2 illustrates a prior art separation frequency detector for a radar level gauge.
- FIG. 3 illustrates the prior art separation frequency detector of figure 2 with increased functionality for providing an output signal indicating the polarity of the separation frequency.
- Fig. 4 illustrates a timing diagram of erroneous D flip-flop usage.
- Fig. 5 shows an improved separation frequency detector in accordance with a first embodiment of the present invention.
- Fig. 6 shows an explanatory timing diagram of the improved frequency detector of figure 5.
- FIG. 7 illustrates a second embodiment of an improved separation frequency detector in accordance with the present invention.
- FIG. 8 illustrates an improved separation frequency detector with completely restored separation frequency signal in accordance with a third embodiment of the present invention.
- Fig. 9 illustrates the addition of a first alternative inclusion of a polarity sensing circuit element to the improved separation frequency detector of figure 8.
- Fig. 10 illustrates the addition of a second alternative inclusion of a polarity sensing circuit element to the improved separation frequency detector of figure 8.
- FIG. 11 illustrates an example application of a radar level gauge using microwaves for measuring a level of a surface of a product stored in a container.
- a transmitter In a radar fluid level sensing device, a transmitter generates a sequence of pulses which are directed towards a fluid surface, and the transmitter control output clock pulse TX control the transmitted pulses.
- a swept range gated receiver triggered by the receiver control output clock pulse RX, receives reflected signals from the fluid surface whereby the fluid level can be determined.
- the present invention is an enhancement of prior art related to a separation frequency detector which is typically used in timing generators based on controlling a fixed separation frequency between two oscillators.
- the invention could be used in any timing circuit based on controlling/measuring the separation frequency between two oscillators.
- Figure 1 illustrates a typical signal definition, simple block diagram, of such timing generator.
- This timing generator has an SYS CLK input, which generates the Pulse Repetition Frequency PRF (TX clock).
- the Voltage Controlled Oscillator VCO CTRL input is an analog signal input controlling the frequency of the RX clock and thus also the separation frequency ⁇ F.
- the DELTA F output provides the separation frequency.
- the frequency of this signal is measured by a system processor and kept stable by adjusting the VCO CTRL signal accordingly.
- the PHASE output indicates the polarity of the DELTA F signal, i.e. indicates whether the RX frequency is higher or lower than the TX frequency.
- the TX output is the transmit clock and the RX output is the receive or sample clock.
- the timing generator In order for the timing generator to operate a function which detects the separation frequency ⁇ F, i.e. the separation frequency between the oscillator outputs TX and RX is required.
- the separation frequency is obtained using a standard logic circuit known as an edge triggered flip-flop or D flip-flop.
- the input of the D flip-flop is transferred to the output once each period of the TX clock, i.e. at the rising or falling edge of the TX clock signal depending on the type of flip- flop.
- the output of the D flip-flop will only change phase when the phase of the input signal, at the triggering edge of the TX clock input, changes 180 degrees.
- the Q output of the D flip-flop will be a signal with a frequency which is equal to the difference between the TX and RX frequencies.
- the phase of the output of the flip-flop will also be closely tied to the phase slip/difference between the TX and RX clocks, i.e. the separation frequency signal changes state when the phase slip between the TX and RX clocks is either zero or 180 degrees.
- Figure 2 illustrates a prior art separation frequency detector 1 based on a standard D flip-flop (74HC74).
- the /CLR and /PRE inputs are kept at a logic high while the TX clock (TX CLK) is fed to the CLK input.
- the RX clock (RX CLK) is fed to the D input.
- the separation frequency ⁇ F (DELTA_F) is provided by the Q output of the D flip- flop.
- the prior art separation detector 1 may be equipped with an output signal indicating the polarity of the separation frequency ⁇ F, just by adding an additional D flip-flop 2, as illustrated by the prior art arrangement of figure 3.
- the sample polarity detector 2 is connected as a flip-flop that stores the polarity of the sample clock (RX CLOCK) after the leading edge of the transmit clock (TX CLOCK) toggles the Q output of the difference frequency detector 1.
- the output of the transmit sample polarity detector 2 can be coupled to a microprocessor (not shown) to indicate whether the sample clock has a lower or higher frequency than the transmit clock.
- the polarity detector 2 resolves any ambiguity in the absolute value of the frequency difference.
- a standard D flip-flop (74HC74) can be used also as the additional D flip-flop 2.
- The/CLR and /PRE inputs are kept at a logic high while the separation frequency ⁇ F at thi Q output of the first D flip-flop 1 is fed to the CLK input of the additional D flip-flop 2.
- the RX clock is fed to the D input of the additional D flip-flop 2.
- the polarity or PHASE signal is provided by the Q output of the additional D flip-flop 2.
- the PHASE signal will always be low since each time the additional flip-flop 2 is clocked by the rising edge of the ⁇ F signal the RX clock will always be high, due to the propagation delay from actual phase shift of the RX clock to the time when the output of the first flip-flop 1 changes state and vice versa when the TX frequency is lower than the RX frequency.
- the output of a the flip-flop is "metastable"
- the output voltage is higher than the low- level-limit, but lower than the high-level-limit i.e. it is in the forbidden area between digital low and high. This situation can last less than Ins, but could also last longer than 30ns.
- the state the D flip-flop goes to after being metastable is random. The resulting behaviour for the prior art circuit is that, during the time frame when the phase slip between the TX and RX clock is such that the setup/hold requirements are being violated, the output signal of the D flip-flop 1 may change state each time it is being clocked.
- each edge of the Delta F signal may toggle or "chatter" with the frequency of the TX-clock for a duration corresponding to the sweep/phase slip time when the setup/hold time are being violated.
- TX and RX clock will always have some degree of phase noise. If the phase slip / separation frequency is slow enough the output may toggle or "chatter” simply due to the phase noise of the clock signals. However, the D flip-flop will only toggle for sure if the maximum differential phase noise between the two clock signals is greater than the sum of the setup and hold time for the flip-flop.
- An example D flip-flop (Fairchild 74AC74) has a typical t s + t H of 1.0 ns at 25 deg C and a guaranteed minimum of 4.0 ns (-40 to +85 deg C).
- the time the D flip-flop "chatters" is typically much less than the theoretical worst case persistence.
- Figure 4 illustrates a timing diagram of the erroneous D flip-flop usage.
- the maximum real time delay of the RX clock versus the TX clock corresponds to 1/PRF (e.g. 542.5 ns which would render a maximum measuring range of 81,4 m for an associated radar level gauge).
- the time for the phase slip to cover the maximum real time delay is equal to 1/ ⁇ F.
- the measurement error caused by the above described potential malfunction may perhaps be acceptable, but some implementations of the generation of the PHASE signal and the detection of the separation frequency does not tolerate any chatter or glitches on the separation frequency signal. Note, that even without chatter on the ⁇ F signal the propagation delay of the first flip-flop 1 (se figure 3) needs to be longer than the setup time required for the second flip-flop 2.
- Figure 5 shows an improved separation frequency detector in accordance with a first embodiment of the present invention as described above.
- a second circuit element 3 such as a second edge triggered D flip-flop with a predefined logic input state and use a delayed version of the original ⁇ F signal edge to reset the output of the second flip-flop 3 a predetermined time period thereafter.
- the /CLR and /SET control pins of the second D flip-flop 3 are independent of the CLK input and that they are not edge sensitive.
- the separation frequency detector circuit for a radar level gauge comprises a first circuit element 1, such as a first edge triggered flip-flop or D flip-flop, which is arranged to receive a first clock frequency, and a second clock frequency.
- the first circuit element 1 is arranged such that an instantaneous value of the first clock frequency will be transferred to and held at an output Q of the first circuit element 1 once each period of the second clock frequency.
- a second circuit element 3 such as a second edge triggered flip-flop or D flip-flop, is arranged such that a predetermined value will be transferred to and held at an output Q of the second circuit element 3 triggered by the output signal Q from the first circuit element 1.
- the second circuit element 3 is further arranged to clear said predetermined value from the output Q of the second circuit element 3 a predetermined time period after being triggered.
- the first clock frequency is preferably a sample clock frequency RX and the second clock frequency a transmit clock frequency.
- the first clock frequency can also be a transmit clock frequency TX and the second clock frequency a sample clock frequency RX, which will provide a corresponding output signal of inverted sign.
- Figure 6 shows an explanatory timing diagram of the improved frequency detector of figure 5. Note that no false pulse will occur at the falling edge of the original ⁇ F signal since the second flip-flop will be held cleared by the delayed 7CLR" signal.
- the topmost diagram illustrates the output Q of the first circuit element 1 over time.
- the middle diagram illustrates the CLR signal provided to the second circuit element.
- the lowermost diagram illustrates the Q output of the second circuit element 3.
- a third circuit element 4 such as a third edge triggered flip-flop or D flip-flop with a predetermined logic input state, such that a predetermined value will be transferred to and held at an inverted output /Q thereof triggered by an inverted output signal /Q from said first circuit element 1.
- Said third circuit element 4 further being arranged to clear said predetermined value from said inverted output /Q of said third circuit element 4 a predetermined time period after being triggered.
- the output will be a short pulse with a trailing edge which will be synchronized with the first change of the original ⁇ F trailing signal edge and no toggling will occur as long as the delay is selected to be significantly longer than the time defined by equation [1].
- the two synchronized pulses obtainable by the arrangement of figure 7 may be used to, in turn, create a "restored" ⁇ F signal, which even has the same duty cycle as the original ⁇ F signal.
- An improved separation frequency detector with completely restored ⁇ F signal in accordance with a third embodiment of the present invention is shown in figure 8.
- a fourth circuit element 5 such as a fourth edge triggered flip-flop or D flip-flop with a predefined logic input state, is arranged such that the value of an inverted output signal from said second circuit element 3 will be transferred to and held at an output Q thereof.
- Said fourth circuit element 5 further being arranged to clear said value triggered by an inverted output /Q from said third circuit element 4.
- Figure 9 illustrates the addition of a first alternative inclusion of a flip-flop 6 that stores the polarity of the first clock frequency after the leading edge of the second clock frequency toggles the Q output of the difference frequency detector.
- a fifth circuit element 6, such as a fifth edge triggered flip-flop or D flip-flop, is arranged to receive a first clock frequency, said fifth circuit element 6 being arranged such that an instantaneous value of the first clock frequency will be transferred to and held at an output Q thereof once each period of the output signal Q from the second circuit element 3.
- FIG 10 In figure 10 is shown a second alternative inclusion of a flip-flop 7 that stores the polarity of the first clock frequency after the leading edge of the second clock frequency toggles the Q output of the difference frequency detector.
- a sixth circuit element 7 such as a sixth edge triggered flip-flop or D flip-flop, is arranged to receive a first clock frequency, said sixth circuit element 7 being arranged such that an instantaneous value of the first clock frequency will be transferred to and held at an output Q thereof once each period of the output signal Q from the fourth circuit element 5.
- the worst-case persistence may be quite long and the delayed /CLR signals of the improved circuits needs to be adjusted correspondingly.
- Delay can e.g.
- a method for detection of a separation frequency for a radar level gauge in accordance with the present invention comprises the steps of: arranging a first circuit element 1, such as a first edge triggered flip-flop or D flip-flop, to receive a first clock frequency, and a second clock frequency; arranging said first circuit element 1 such that an instantaneous value of the first clock frequency will be transferred to and held at an output Q thereof once each period of the second clock frequency; arranging a second circuit element 3, such as a second edge triggered flip-flop or D flip-flop, such that a predetermined value will be transferred to and held at an output Q thereof triggered by the output signal Q from said first circuit element 1; and arranging said second circuit element 3 to clear said predetermined value from said output Q of said second circuit element 3 a predetermined time period after being triggered.
- a first circuit element 1 such as a first edge triggered flip-flop or D flip-flop
- the method for detection of a separation frequency for a radar level gauge in accordance with the present invention comprises the additional step of: arranging a third circuit element 4, such as a third edge triggered flip-flop or D flip- flop, such that a predetermined value will be transferred to and held at an inverted output /Q thereof triggered by an inverted output signal /Q from said first circuit elemer 1, and; arranging said third circuit element 4 to clear said predetermined value from said inverted output /Q of said third circuit element 4 a predetermined time period after being triggered.
- a third circuit element 4 such as a third edge triggered flip-flop or D flip- flop
- the method for detection of a separation frequency for a radar level gauge in accordance with the present invention comprises the additional steps of: arranging a fourth circuit element 5, such as a fourth edge triggered flip-flop or D flip-flop, such that the value of an inverted output signal from said second circuit element 3 will be transferred to and held at an output Q thereof, and; arranging said fourth circuit element 5 to clear said value triggered by an inverted output /Q from said third circuit element 4.
- a fourth circuit element 5 such as a fourth edge triggered flip-flop or D flip-flop
- the method for detection of a separation frequency for a radar level gauge in accordance with the present invention comprises the additional steps of: arranging a fifth circuit element 6, such as a fifth edge triggered flip-flop or D flip-flop, to receive a first clock frequency; arranging said fifth circuit element 6 such that an instantaneous value of the first clock frequency will be transferred to and held at an output Q thereof once each period of the output signal Q from the second circuit element 3.
- a fifth circuit element 6 such as a fifth edge triggered flip-flop or D flip-flop
- the method for detection of a separation frequency for a radar level gauge in accordance with the present invention comprises the additional steps of: arranging a sixth circuit element 7, such as a sixth edge triggered flip-flop or D flip-flop, to receive a first clock frequency; arranging said sixth circuit element 7 such that an instantaneous value of the first clock frequency will be transferred to and held at an output Q thereof once each period of the output signal Q from the fourth circuit element 5.
- a sixth circuit element 7 such as a sixth edge triggered flip-flop or D flip-flop
- the present invention further relates to a radar level gauge using microwaves for measuring a level of a surface 16 of a product 12 in a container 11, an application of which radar level gauge is shown in figure 11.
- a container such as a tank 11 is used for storing the product 12.
- the product may be such as oil, refined products, chemicals and liquid gas, or may be a material in powder form.
- a radar 13 is attached to the roof 14 of the tank 11.
- a microwave beam is transmitted from the radar via an antenna 15 at the interior of the tank.
- the transmitted beam is reflected from the surface 16 of the product and is received by the antenna 15.
- a determination of the level of the product surface 16 is performed in a known manner.
- the microwave may be transmitted from the antenna as a free radiated beam or via a wave guide (not shown), which communicates with the product.
- the radar level gauge as shown in fig. 11 comprises an antenna 15 for transmitting microwaves towards the surface and receiving microwaves reflected by the surface 16.
- a microwave transfer medium such as a waveguide or a coaxial cable, coupled at a first end to a measurement circuitry.
- the measurement circuitry is arranged to transmit and receive microwaves via the antenna 15.
- the measurement circuitry further being arranged to determine the level of the product 12 in the tank 11 based on the relation between transmitted and received microwaves.
- the measurement circuitry being arranged to determine the level of the product 12 in the tank 11 based on an analysis of a relation between microwaves transmitted at a second clock frequency, e.g.
- the measurement circuitry includes a separation frequency detector, as described in detail above, for precisely determining the separation frequency between said first and second clock frequencies of said radar level gauge, e.g. a difference (DELTA F) between said pulse repetition frequency (TX CLOCK) and said sample frequency (RX CLOCK).
- a separation frequency detector as described in detail above, for precisely determining the separation frequency between said first and second clock frequencies of said radar level gauge, e.g. a difference (DELTA F) between said pulse repetition frequency (TX CLOCK) and said sample frequency (RX CLOCK).
- the above described radar level gauge further comprises power supply circuitry for providing and distributing electrical power within the radar level gauge, and communication circuitry for communicating information including an indication of the level of the surface 16, and a two-wire interface for reception of electrical power to said power supply circuitry and for communication handled by said communication circuitry.
- the power supply circuitry further includes energy storage circuitry.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Electromagnetism (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Thermal Sciences (AREA)
- Fluid Mechanics (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE112004001989T DE112004001989T5 (en) | 2003-10-20 | 2004-10-18 | Differential frequency detection in a radar level gauge |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/687,927 | 2003-10-20 | ||
SE0302771A SE0302771D0 (en) | 2003-10-20 | 2003-10-20 | Separation frequency detection in a radar level gauge |
US10/687,927 US6842139B1 (en) | 2003-10-20 | 2003-10-20 | Separation frequency detection in a radar level gauge |
SE0302771-1 | 2003-10-20 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005038413A1 true WO2005038413A1 (en) | 2005-04-28 |
Family
ID=34467908
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/SE2004/001496 WO2005038413A1 (en) | 2003-10-20 | 2004-10-18 | Separation frequency detection in a radar level gauge |
Country Status (2)
Country | Link |
---|---|
DE (1) | DE112004001989T5 (en) |
WO (1) | WO2005038413A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6237581B2 (en) | 2014-11-14 | 2017-11-29 | 株式会社オートネットワーク技術研究所 | Wire harness and method of manufacturing wire harness |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4135397A (en) * | 1977-06-03 | 1979-01-23 | Krake Guss L | Level measuring system |
US6072427A (en) * | 1999-04-01 | 2000-06-06 | Mcewan; Thomas E. | Precision radar timebase using harmonically related offset oscillators |
US6137438A (en) * | 1998-07-22 | 2000-10-24 | Thomas E. McEwan | Precision short-range pulse-echo systems with automatic pulse detectors |
US6300897B1 (en) * | 1999-07-02 | 2001-10-09 | Rosemount Inc. | Stabilization in a radar level gauge |
US6628229B1 (en) * | 2002-08-01 | 2003-09-30 | Rosemount Inc. | Stabilization of oscillators in a radar level transmitter |
-
2004
- 2004-10-18 DE DE112004001989T patent/DE112004001989T5/en not_active Ceased
- 2004-10-18 WO PCT/SE2004/001496 patent/WO2005038413A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4135397A (en) * | 1977-06-03 | 1979-01-23 | Krake Guss L | Level measuring system |
US6137438A (en) * | 1998-07-22 | 2000-10-24 | Thomas E. McEwan | Precision short-range pulse-echo systems with automatic pulse detectors |
US6072427A (en) * | 1999-04-01 | 2000-06-06 | Mcewan; Thomas E. | Precision radar timebase using harmonically related offset oscillators |
US6300897B1 (en) * | 1999-07-02 | 2001-10-09 | Rosemount Inc. | Stabilization in a radar level gauge |
US6628229B1 (en) * | 2002-08-01 | 2003-09-30 | Rosemount Inc. | Stabilization of oscillators in a radar level transmitter |
Also Published As
Publication number | Publication date |
---|---|
DE112004001989T5 (en) | 2007-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN203249671U (en) | Level gauge system | |
EP2572172B1 (en) | Pulsed radar level gauge system and method with reduced start-up time | |
EP2748566B1 (en) | Radar level gauging with detection of moving surface | |
US6137438A (en) | Precision short-range pulse-echo systems with automatic pulse detectors | |
US7446695B2 (en) | Precision pulse detection system for radar sensors | |
EP3029434B1 (en) | Radar level gauging | |
WO2006004511A1 (en) | Radar level gauge system with intermittent amplification | |
EP2219015A2 (en) | Pulsed radar level detection system using pulse dithering to eliminate inaccuracies caused by tank rattle | |
EP3105613A1 (en) | Radar level gauge system with multiple receiver branches | |
CN101639534A (en) | Pulse radar ranging system | |
US6679115B2 (en) | Apparatus for determining the filling level of a product in a container | |
CN107407587A (en) | Use the related level gauging between supplementary reference signal pair | |
US9031811B2 (en) | System and method for pulse-echo ranging | |
EP2045617B1 (en) | A pulse radar system | |
US6842139B1 (en) | Separation frequency detection in a radar level gauge | |
CN109724671B (en) | Radar level gauge system and method for interface measurement | |
US20130057425A1 (en) | Pulsed level gauge system with controllable delay path through selected number of delay cells | |
CN100370277C (en) | Device for determining level of contents in container | |
WO2005038413A1 (en) | Separation frequency detection in a radar level gauge | |
EP3479137B1 (en) | Fmcw radar level gauge with enhanced timing control | |
US6930632B2 (en) | Method and device for determining the level of a filling in a container | |
CN109579945B (en) | Radar level gauge and method for determining a process variable | |
CN100406860C (en) | Separation frequency detection in a radar level gauge | |
US20130057426A1 (en) | Pulsed level gauge system with supply voltage controlled delay | |
WO2020177841A1 (en) | Pulsed radar level gauge |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200480028996.1 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1120040019893 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase | ||
RET | De translation (de og part 6b) |
Ref document number: 112004001989 Country of ref document: DE Date of ref document: 20070118 Kind code of ref document: P |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112004001989 Country of ref document: DE |