WO2005006447A1 - Double-gate transistor with enhanced carrier mobility - Google Patents

Double-gate transistor with enhanced carrier mobility Download PDF

Info

Publication number
WO2005006447A1
WO2005006447A1 PCT/US2003/040582 US0340582W WO2005006447A1 WO 2005006447 A1 WO2005006447 A1 WO 2005006447A1 US 0340582 W US0340582 W US 0340582W WO 2005006447 A1 WO2005006447 A1 WO 2005006447A1
Authority
WO
WIPO (PCT)
Prior art keywords
lattice spacing
substrate
silicon
strain
straining
Prior art date
Application number
PCT/US2003/040582
Other languages
French (fr)
Inventor
Boyan Boyanov
Brian Doyle
Jack Kavalieros
Anand Murthy
Robert Chau
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Priority to AU2003299738A priority Critical patent/AU2003299738A1/en
Priority to EP03800017A priority patent/EP1634336A1/en
Publication of WO2005006447A1 publication Critical patent/WO2005006447A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66666—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7827—Vertical transistors

Definitions

  • MOS metal oxide semiconductor
  • CMOS complementary metal oxide semiconductor
  • U.S. Patent Number 6,335,233 discloses a first conductive impurity ion that is implanted into a semiconductor substrate to form a well area on which a gate electrode is formed.
  • a first non-conductive impurity is implanted into the well area on both sides of the gate electrode to control a substrate defect therein and to form a first precipitate area to a first depth.
  • a second conductive impurity ion is implanted into the well area on both sides of the gate electrode, so that a source/ drain area is formed to a second depth being relatively shallower than the first depth.
  • a second non-conductive impurity is implanted into the source/ drain area so as to control a substrate defect therein and to form a second precipitate area.
  • U.S. Patent Number 6,365,472 discloses a semiconductor device that includes a lightly doped drain (LDD) structure MOS transistor wherein the formation of defects due to ion implantation at the edge of the side wall of the gate electrode is suppressed.
  • LDD lightly doped drain
  • impurity ions are implanted using the first and second side walls provided to the gate electrode as a mask, and then the heat treatment for impurity activation is performed after removing the second side wall near the source and drain regions doped with high-concentration impurity ions. By removing the second side wall prior to the heat treatment, the stress applied to the edges of the high-concentration impurity doped regions in an amorphous state is decreased.
  • U.S. Patent Number 6,395,621 discloses a process with which amorphous silicon or polysilicon is deposited on a semiconductor substrate. Then, a low-temperature solid phase growth method is employed to selectively form amorphous silicon or polysilicon into single crystal silicon on only an exposed portion of the semiconductor substrate.
  • U.S. Patent Number 6,455,364 discloses a method for fabricating a semiconductor device in which, a collector layer of a first conductivity type is formed in a region of a semiconductor substrate sandwiched by device isolation. A collector opening is formed through a first insulating layer deposited on the semiconductor substrate so that the range of the collector opening covers the collector layer and part of the device isolation. A semiconductor layer of a second conductivity type as an external base is formed on a portion of the semiconductor substrate located inside the collector opening, while junction leak prevention layers of the same conductivity type as the external base are formed in the semiconductor substrate.
  • U.S. Patent Number 6,455,871 discloses a method for fabricating a
  • SiGe device using a metal oxide film There is disclosed growing a silicon buffer layer and a SiGe buffer layer on a silicon substrate by low-temperature process, so that defects caused by the mismatch of the lattice constants being applied to the epitaxial layer from the silicon substrate are constrained in the buffer layered formed by the low-temperature process.
  • U.S. Patent Number 6,465,283 discloses a structure and fabrication method using latch-up implantation to improve latch-up immunity in CMOS circuit.
  • U.S. Patent Application Publication Number 2002/ 0140031 discloses a strained silicon on insulator (SOI) structure and a method for its fabrication, in which a strained silicon layer lies directly on an insulator layer, contrary to the prior requirement for strained-Si layers to lie directly on a strain-inducing (e.g., SiGe) layer.
  • the method generally entails forming a silicon layer on a strain- inducing layer so as to form a multilayer structure, in which the strain-inducing layer has a different lattice constant than silicon so that the silicon layer is strained as a result of the lattice mismatch with the strain-inducing layer.
  • the multilayer structure is then bonded to a substrate so that an insulating layer is between the strained silicon layer and the substrate, and so that the strained silicon layer directly contacts the insulating layer.
  • the strain-inducing layer is then removed to expose a surface of the strained silicon layer and yield a strained silicon-on- insulator structure that comprises the substrate, the insulating layer on the substrate, and the strained silicon layer on the insulating layer.
  • Figure 1 is a view of a portion of a bulk material and a portion of a small material
  • Figure 2 is a view of a portion of a bulk material and a portion of a small material;
  • Figure 3 shows a small lattice spacing small material and a bulk material;
  • Figure 4 shows a small lattice spacing small material and a bulk material
  • Figure 5 shows a large lattice spacing small material and a bulk material
  • Figure 6 shows a large lattice spacing small material and a bulk material
  • Figure 7 shows a Type II double-gate device.
  • Figure 1 at “A” shows bulk material 102 having a large lattice constant, and small material 104 having a smaller lattice constant than bulk material 102.
  • Small material 104 has first dimension LI 108, second dimension L2 106, and third dimension L3110.
  • bulk material 102 is silicon germanium (SiGe) with 50% silicon and 50% germanium, and small material 104 is silicon (Si), where bulk material 102 has a lattice constant 2% greater than the lattice constant of small material 104.
  • Figure 1 at “B” shows bulk material 102, and small material 105 after it has been brought into contact or bonded with bulk material 102.
  • the small lattice constant of small material 105 has been strained by the larger lattice constant of bulk material 102.
  • Distance L2106 has been strained (lengthened) to distance L5116
  • distance L3110 has been strained to distance L6120.
  • distance LI 108 has been compressed to distance L4118 due to the Poisson's ratio of small material 105. (The appearance of small material 105 has been exaggerated in order to show the effects of the strain.)
  • distance L5 116 is 2% greater than distance L2106, and distance L6120 is 2% greater than distance L3 110.
  • distance L4118 will be 0.34% smaller than distance LI 108.
  • Strained small material 105 could be used, for example, in an NMOS transistor channel region, where the electrons could flow in the X 130 direction, or the Y 132 direction, where the electron flow would be improved in strained small material 105 in the X 130 and Y 132 directions as compared to small material 104, which has not been strained.
  • strained small material 105 could be used, for example, in a PMOS transistor channel region, for improved hole-flow in the Z direction 134, since the Z direction 134 has been strained from distance LI 108 to smaller distance L4118.
  • small material 604 is SiGe having 50% Si and
  • bulk material 602 is silicon, where small material 604 has a 2% larger lattice constant than small material 602.
  • distance L5 616 is 2% smaller than distance L2606, distance L6 620 is 2% smaller than distance L3 610, and for silicon having a Poisson's ratio of 0.17, distance L4618 is 0.34% larger than distance LI 608.
  • Strained small material 605 can be used, for example, as a channel region in a PMOS transistor, having improved hole-flow in the x-direction 630 and Y-direction 632, as compared to unstrained small material 604.
  • strained small material can be used as a channel region in an NMOS transistor having improved electron flow in Z-direction 634 as compared to unstrained small material 604.
  • Figure 3 illustrates bulk material 202 and small material 204.
  • "xyz" axes are illustrated at the bottom, with x axis 230, y axis 240, and z axis 250.
  • Bulk material 202 has x-lattice spacing d 2 208 and z-lattice spacing ds 214, while small material 204 has x-lattice spacing di 206, and z-lattice spacing d 4 212.
  • bulk material 202 has x-lattice spacing di 208 and z-lattice spacing ds 214 that is larger than small material 204 which has x-lattice spacing di 206 and z- lattice spacing d 4 212.
  • small material 204 has been brought into contact with bulk material 202, for example, by epitaxial growth, bonding, heat- treatment, etc., such that the lattice of small material 204 has matched itself to the lattice of bulk material 202.
  • x-lattice spacing d 2 208 has remained substantially the same or decreased slightly, while x-lattice spacing ds 210 has been increased from x-lattice spacing di 206 (see Figure 3).
  • z-lattice spacing ds 214 has remained substantially the same, while z-lattice spacing d ⁇ 216 has been decreased from z-lattice cU 212 (see Figure 3).
  • strain in the x-direction placed on the lattice of small material 204 may be represented by the following equation:
  • ds 214 has remained substantially the same in Figures 3 and 4, while the z-lattice spacing for small material 204 has decreased from d 4 212 in Figure 3 to d 6 216 in Figure 4.
  • the strain placed on the lattice of small material 204 in the z- direction may be represented by the following equation:
  • the strain in the x- and/ or the z-direction is less than about 10%. In another embodiment, the strain in the x- and/ or the z- direction is less than about 5%. In another embodiment, the strain in the x- and/or the z-direction is less than about 2%. In another embodiment, the strain in the x- and/ or the z-direction is less than about 1%.
  • small material 204 is silicon
  • bulk material 202 is a material having x-lattice spacing d 2 208 between about 0.5 % and about 10% larger than silicon.
  • x-lattice spacing d 2 208 is more than about 10% larger than lattice spacing di 206, then small material 204 may experience significant dislocations when small material 204 is brought into contact with bulk material 202 as illustrated in Figure 4.
  • bulk material 202 may be made of silicon
  • Si silicon doped with one or more of aluminum, galium, germanium, arsenic, indium, tin, antimony, thalium, lead, and/ or bismuth. Amounts of the dopants will need to be adjusted in order to compensate for the relative size of silicon compared to the various dopants. For example, due to size differences, a large amount of aluminum is needed to dope silicon compared to a very small amount of bismuth, in order to achieve the same lattice spacing.
  • small material 204 as shown in Figure 3 has a lattice spacing in the x- and/ or z-directions about 0.5 and about 0.6 ran, and bulk material has a larger lattice spacing in the x- and/ or z-directions than small material 204 of about 0.51 to about 0.61 ran,
  • Small material 304 has x-lattice spacing di 306, and z-lattice spacing d 4 312.
  • Bulk material 302 has x-lattice spacing d 2 308, and z-lattice spacing ds 314.
  • x-lattice spacing di 306 of small material 304 is larger than x-lattice spacing d 2 308 of bulk material 302.
  • small material 304 has been brought into contact with bulk material 302, so that lattice of small material 304 aligns with the lattice bulk material 302.
  • X-lattice spacing d2308 and z-lattice spacing ds 314 of bulk material have remained substantially the same from Figure 5 to Figure 6, while x-lattice spacing of small material 304 has been reduced from di 306 in Figure 5 to d3310 in Figure 6, and z-lattice spacing of small material 304 has been increased from d 4 312 in Figure 5 to d 6 316 in Figure 6.
  • small material 304 is SiGe with Ge from about
  • bulk material 302 is a material having an x- and/ or a z- lattice spacing less than that of the small material, e.g., silicon.
  • suitable materials for bulk material 302 include silicon doped with one or more of boron, carbon, nitrogen, and/ or phosphorous. As discussed above, in order to obtain a given lattice spacing for bulk material 302, less boron would be needed than phosphorous, given then- relative sizes.
  • the strain experienced by small material 304 in the x-direction from Figure 5 to Figure 6 may be represented by the following equation:
  • strain experienced by small material 304 in the z-direction from Figure 5 to Figure 6 may be represented by the following equation:
  • the x-direction and/ or the z-direction strain is less than about 10%. In another embodiment, the x-direction and/ or the z- direction strain is less than about 5%. In another embodiment, the x-direction and/ or the z-direction strain is less than about 2% . In another embodiment, the x- direction and/ or the z-direction strain is less than about 1%.
  • device body 304 has a lattice spacing of between about 0.5 nm and 0.6 ran, and straining layer 302 has a smaller lattice spacing of between about 0.49 nm and about 0.59 nm.
  • small material 204 and/ or 304 has a thickness and/ or a mass substantially less than bulk material 204 and/ or 304.
  • bulk material 202 and/ or 302 has a thickness and/ or a mass of about ten times greater than small material 204 and/ or 304.
  • Figure 7 is a cross-sectional view of a semiconductor device.
  • Fin transistor 152 includes P-type well 105.
  • P-type well 105 is formed, such as, by introducing a dopant, such as boron and/ or indium into body 154 of fin transistor 152.
  • first gate dielectric 120 and first gate electrode 130 are formed on first surface 136 of body 154.
  • second gate dielectric 220 and second gate electrode 230 are formed on second surface 236 of body 154.
  • gate dielectrics are silicon dioxide (Si ⁇ 2) that is grown or deposited.
  • gate dielectrics may be a deposited high -K dielectric, e.g., Zr0 2 or Hf ⁇ 2.
  • Gate electrodes 130 and 230 may be formed, such as, by deposition (e.g., chemical vapor deposition (CVD)) on gate dielectrics 120 and 220.
  • Gate electrodes 130 and 230 may each be deposited to a thickness of, for example, about 150 to about 2000 A. Accordingly, the thickness of gate electrodes 130 and 230 are each scalable and may be selected or chosen based on integration issues related to device performance.
  • gate electrode material may be deposited as a blanket layer, then patterned into respective gate electrodes, then doped to form N-type or P- type materials.
  • gate electrodes 130 and 230 may be N-type.
  • junction regions 203 and 303 for example, NMOS junctions, that may be formed by a junction implant (e.g., such as implanting with arsenic, phosphorous, and/ or antimony for N-type junction regions), and possibly include additionally corresponding type tip implants.
  • junction regions 203 and 303 may be formed by doping portions of P-type well 105 to form those junction regions.
  • a dopant such as arsenic is implanted into gate electrodes 130 and 230 and junction regions 203 and 303.
  • Figure 7 illustrates are channels 494 and 594, for example, NMOS channels. In one embodiment, performances of channels 494 and 594 are increased by placing channels 494 and 594 in tensile strain.
  • channels 494 and 594 may be placed in tensile strain by straining substrate 150 having a smaller lattice spacing than body 154.
  • body 154 is silicon or SiGe, and suitable materials for straining substrate include silicon doped with one or more of boron, carbon, nitrogen, and/ or phosphorous. If straining substrate 150 has a smaller lattice spacing than body 154, then body 154 will be compressively strained in the x- and y-directions, and tensiley strained in the z-direction due to the Poisson's ratio of silicon. Therefore, current will flow through channels 494 and 594 in a direction of secondary strain, substantially orthogonal or substantially perpendicular to a plane of primary strain.
  • Figure 7 illustrates a PMOS device, having PMOS channels 494 and 594 whose performance may be increased by putting channels 494 and 594 in compression. Channels 494 and 594 may be put in compression if straining substrate 150 has a larger lattice spacing than body 154.
  • body 154 is made of silicon, and suitable materials for straining substrate 150 include silicon doped with one or more of aluminum, galium, germanium, arsenic, indium, tin, antimony, thalium, lead, and/ or bismuth.
  • straining substrate 150 has a lattice spacing greater than body 154, then body 154 will be tensiley strained in the x- and y- directions, and compressively strained in the z-direction due to Poisson's ratio. Therefore, current will flow through channels 494 and 594 in a direction of secondary strain, substantially orthogonal or substantially perpendicular to a plane of primary strain.
  • straining substrate 150 comprises silicon germanium (SiGe) (for example, about 20% to about 60% germanium) and body 154 comprises silicon. In another embodiment, straining substrate 150 comprises carbon-doped silicon and body 154 comprises silicon.
  • straining substrate 150 comprises a first material having a first lattice spacing
  • body 154 comprises a second material having a second lattice spacing, where the first lattice spacing is larger than the second lattice spacing.
  • the first lattice spacing is between about 0.2% and about 2% larger than the second lattice spacing.
  • straining substrate 150 comprises a first material having a first lattice spacing
  • body 154 comprises a second material having a second lattice spacing, where the first lattice spacing is smaller than the second lattice spacing.
  • the first lattice spacing is between about 0.2% and about 2% smaller than the second lattice spacing.
  • suitable materials that may be used for bulk materials 202 and/ or 302, small materials 204 and/ or 304, electrodes 130 and/ or 230, body 154, and/ or straining substrate 150 include one or more of the following: silicon (Si), silicon germanium (SiGe), silicon carbide (SiC), carbon- doped silicon, nickel suicide (NiSi), titanium suicide (TiSi2), cobalt silicide (CoSi 2 ), and may optionally be doped with one or more of boron, indium, and/ or aluminum.
  • electrodes 130 and/ or 230 may be formed or deposited by selective deposition, CVD deposition, and/ or epitaxial deposition.
  • an epitaxial layer of single crystal semiconductor film may be formed upon a single crystal substrate, where the epitaxial layer has the same crystallographic characteristics as the substrate material, but differs in type or concentration of dopant.
  • electrodes 130 and/ or 230 may be formed by selective CVD deposition, and possibly include epitaxial deposition of single crystal silicon alloy with the same crystal structure as that of the material onto which the structure is deposited (e.g., a similar or the same grade crystal grade, such as, 100, 110, etc.).
  • Suitable processes for forming or growing of silicon and silicon alloy materials include vapor phase (VPE), liquid phase (LPE), or solid phase (SPE) blocks of silicon processing.
  • VPE vapor phase
  • LPE liquid phase
  • SPE solid phase
  • one such CVD process that is applicable to VPE of silicon includes: (1) transporting reactants to the substrate surface; (2) reactants absorbed on the substrate surface; (3) chemical reaction on the surface leading to formation of a film and reaction products; (4) reaction products deabsorbed from the surface; and (5) transportation away of the reaction product from the surface.
  • suitable forming of silicon and silicon alloys comprises selective epitaxial deposition, formation, or growth known in the art as Type 1 selective epitaxial deposition.
  • Type 1 deposition silicon alloy deposition would be occurring only on bare silicon substrates within the openings of the oxide film, and minimal, if any, growth on the oxide.
  • Suitable selective epitaxial formation also includes Type 2 selective epitaxial deposition where selectivity of deposition is non-critical.
  • Type 2 deposition formation or growth of the silicon alloy occurs on bare silicon substrate, as well as on the oxide film, and thus when this type of deposition is made, an interface between the epitaxial layer of silicon alloy formed on the bare silicon substrate and a polysilicon layer of silicon alloy formed on the oxide film is created. The angle of this interface relative to the film growth direction depends on the crystallographic orientation of the substrate.
  • Type 1 selective epitaxial deposition using a silicon source including one or more of the following: silicon, silicon germanium (SiGe), silicon carbide (SiC), nickel silicide (NiSi), titanium silicide (TiSi 2 ), cobalt silicide (CoSi 2 ), halides, SiCJU, S1HCI3, SiHBr3, and SiBr 4 at suitable temperatures. Also, SiLbCb, SiH 4 may be used as a silicon source if hydrogen chloride (HC1), chlorine (Cl 2 ) is present.
  • HC1 hydrogen chloride
  • Cl 2 chlorine
  • silicon and/ or silicon alloy materials may be deposited, as described above, and then doped to form junction regions in accordance with the characteristics of a desired NMOS or PMOS device.
  • silicon and/ or silicon alloy materials may be doped such as by doping those materials, as described above with respect to doping to form the P-type material of P-type well 105 and/ or the N-type material of N-type well 115.
  • Suitable materials for straining substrate 150 include, for example, silicon, silicon germanium, doped silicon germanium, silicon carbide, silicon carbon, carbon doped silicon with lattice spacing different from the electrode, which can be deposited by an operation using one or more of CVD, epitaxial deposition, and/ or selective deposition.
  • a suitable material for straining substrate 150 has a lattice spacing smaller than that of fin transistor 152, and can be used to provide a tensile strain in channels 494 and 594.
  • a suitable material for straining substrate 150 has a lattice spacing that is larger than a lattice spacing of fin transistor 152, which can be used to cause a compressive strain in channels 494 and 594.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

There is disclosed an apparatus including a straining substrate (150), a device over the substrate including a channel (594, 494), wherein the straining substrate strains the device in a direction substantially perpendicular to a direction of current flow in the channel.

Description

DOUBLE-GATE TRANSISTOR WITH ENHANCED CARRIER MOBILITY
FIELD
[0001] Circuit devices and the manufacture and structure of circuit devices. BACKGROUND
[0002] Increased performance of circuit devices on a substrate (e.g., integrated circuit (IC) transistors, resistors, capacitors, etc. on a semiconductor (e.g., silicon) substrate) is usually a major factor considered during design, manufacture, and operation of those devices. For example, during design and manufacture or forming of, metal oxide semiconductor (MOS) transistor semiconductor devices, such as those used in a complementary metal oxide semiconductor (CMOS), it is often desired to increase movement of electrons in N-type MOS device (NMOS) channels and to increase movement of positive charged holes in P-type MOS device (PMOS) channels.
[0003] U.S. Patent Number 6,335,233 discloses a first conductive impurity ion that is implanted into a semiconductor substrate to form a well area on which a gate electrode is formed. A first non-conductive impurity is implanted into the well area on both sides of the gate electrode to control a substrate defect therein and to form a first precipitate area to a first depth. A second conductive impurity ion is implanted into the well area on both sides of the gate electrode, so that a source/ drain area is formed to a second depth being relatively shallower than the first depth. A second non-conductive impurity is implanted into the source/ drain area so as to control a substrate defect therein and to form a second precipitate area.
[0004] U.S. Patent Number 6,365,472 discloses a semiconductor device that includes a lightly doped drain (LDD) structure MOS transistor wherein the formation of defects due to ion implantation at the edge of the side wall of the gate electrode is suppressed. In order to perform the ion implantation for forming the source and drain regions of the MOS transistor, impurity ions are implanted using the first and second side walls provided to the gate electrode as a mask, and then the heat treatment for impurity activation is performed after removing the second side wall near the source and drain regions doped with high-concentration impurity ions. By removing the second side wall prior to the heat treatment, the stress applied to the edges of the high-concentration impurity doped regions in an amorphous state is decreased.
[0005] U.S. Patent Number 6,395,621 discloses a process with which amorphous silicon or polysilicon is deposited on a semiconductor substrate. Then, a low-temperature solid phase growth method is employed to selectively form amorphous silicon or polysilicon into single crystal silicon on only an exposed portion of the semiconductor substrate.
[0006] U.S. Patent Number 6,455,364 discloses a method for fabricating a semiconductor device in which, a collector layer of a first conductivity type is formed in a region of a semiconductor substrate sandwiched by device isolation. A collector opening is formed through a first insulating layer deposited on the semiconductor substrate so that the range of the collector opening covers the collector layer and part of the device isolation. A semiconductor layer of a second conductivity type as an external base is formed on a portion of the semiconductor substrate located inside the collector opening, while junction leak prevention layers of the same conductivity type as the external base are formed in the semiconductor substrate.
[0007] U.S. Patent Number 6,455,871 discloses a method for fabricating a
SiGe device using a metal oxide film. There is disclosed growing a silicon buffer layer and a SiGe buffer layer on a silicon substrate by low-temperature process, so that defects caused by the mismatch of the lattice constants being applied to the epitaxial layer from the silicon substrate are constrained in the buffer layered formed by the low-temperature process. [0008] U.S. Patent Number 6,465,283 discloses a structure and fabrication method using latch-up implantation to improve latch-up immunity in CMOS circuit.
[0009] U.S. Patent Application Publication Number 2002/ 0140031 discloses a strained silicon on insulator (SOI) structure and a method for its fabrication, in which a strained silicon layer lies directly on an insulator layer, contrary to the prior requirement for strained-Si layers to lie directly on a strain-inducing (e.g., SiGe) layer. The method generally entails forming a silicon layer on a strain- inducing layer so as to form a multilayer structure, in which the strain-inducing layer has a different lattice constant than silicon so that the silicon layer is strained as a result of the lattice mismatch with the strain-inducing layer. The multilayer structure is then bonded to a substrate so that an insulating layer is between the strained silicon layer and the substrate, and so that the strained silicon layer directly contacts the insulating layer. The strain-inducing layer is then removed to expose a surface of the strained silicon layer and yield a strained silicon-on- insulator structure that comprises the substrate, the insulating layer on the substrate, and the strained silicon layer on the insulating layer.
BRIEF DESCRIPTION OF THE DRAWINGS
[0010] Various features, aspects, and advantages will become more thoroughly apparent from the following detailed description, appended claims, and accompanying drawings in which:
[0011] Figure 1 is a view of a portion of a bulk material and a portion of a small material;
[0012] Figure 2 is a view of a portion of a bulk material and a portion of a small material; [0013] Figure 3 shows a small lattice spacing small material and a bulk material;
[0014] Figure 4 shows a small lattice spacing small material and a bulk material;
[0015] Figure 5 shows a large lattice spacing small material and a bulk material;
[0016] Figure 6 shows a large lattice spacing small material and a bulk material; and
[0017] Figure 7 shows a Type II double-gate device.
DETAILED DESCRIPTION
[0018] Figure 1 at "A" shows bulk material 102 having a large lattice constant, and small material 104 having a smaller lattice constant than bulk material 102. Small material 104 has first dimension LI 108, second dimension L2 106, and third dimension L3110.
[0019] In one embodiment, bulk material 102 is silicon germanium (SiGe) with 50% silicon and 50% germanium, and small material 104 is silicon (Si), where bulk material 102 has a lattice constant 2% greater than the lattice constant of small material 104. [0020] Figure 1 at "B" shows bulk material 102, and small material 105 after it has been brought into contact or bonded with bulk material 102. The small lattice constant of small material 105 has been strained by the larger lattice constant of bulk material 102. Distance L2106 has been strained (lengthened) to distance L5116, distance L3110 has been strained to distance L6120. In addition, distance LI 108 has been compressed to distance L4118 due to the Poisson's ratio of small material 105. (The appearance of small material 105 has been exaggerated in order to show the effects of the strain.)
[0021] In one embodiment, where bulk material 102 is SiGe with 50% Si and 50% Ge, and small material 105 is Si, distance L5 116 is 2% greater than distance L2106, and distance L6120 is 2% greater than distance L3 110.
Assuming a Poisson's ratio for small material 105 of 0.17, then distance L4118 will be 0.34% smaller than distance LI 108.
[0022] Strained small material 105 could be used, for example, in an NMOS transistor channel region, where the electrons could flow in the X 130 direction, or the Y 132 direction, where the electron flow would be improved in strained small material 105 in the X 130 and Y 132 directions as compared to small material 104, which has not been strained. Alternatively, strained small material 105 could be used, for example, in a PMOS transistor channel region, for improved hole-flow in the Z direction 134, since the Z direction 134 has been strained from distance LI 108 to smaller distance L4118.
[0023] Referring now to Figure 2 at "A" is shown bulk material 602 having a small lattice constant and small material 604 having a larger lattice constant than bulk material 602. Small material 604 has first dimension LI 608, second dimension L2606, and third dimension L3610.
[0024] In one embodiment, small material 604 is SiGe having 50% Si and
50% germanium, and bulk material 602 is silicon, where small material 604 has a 2% larger lattice constant than small material 602.
[0025] Referring now to Figure 2 at "B", bulk material 602 is shown with strained small material 605. Strained small material 605 is strained since bulk material 602 has a smaller lattice constant than unstrained small material 604 (at "A"). Distance L2606 is reduced to distance L5 616, distance L3 610 is reduced to distance L6620, and distance LI 608 is increased to distance L4618 (for materials with a positive Poisson's ratio). [0026] In the embodiment where small strained material 605 is SiGe having
50% Si and 50% Ge, and bulk material 602 is Si, distance L5 616 is 2% smaller than distance L2606, distance L6 620 is 2% smaller than distance L3 610, and for silicon having a Poisson's ratio of 0.17, distance L4618 is 0.34% larger than distance LI 608.
[0027] Strained small material 605 can be used, for example, as a channel region in a PMOS transistor, having improved hole-flow in the x-direction 630 and Y-direction 632, as compared to unstrained small material 604. Alternatively, strained small material can be used as a channel region in an NMOS transistor having improved electron flow in Z-direction 634 as compared to unstrained small material 604.
[0028] Figure 3 illustrates bulk material 202 and small material 204. "xyz" axes are illustrated at the bottom, with x axis 230, y axis 240, and z axis 250. Bulk material 202 has x-lattice spacing d2208 and z-lattice spacing ds 214, while small material 204 has x-lattice spacing di 206, and z-lattice spacing d4212. As illustrated, bulk material 202 has x-lattice spacing di 208 and z-lattice spacing ds 214 that is larger than small material 204 which has x-lattice spacing di 206 and z- lattice spacing d4212.
[0029] Referring now to Figure 4, small material 204 has been brought into contact with bulk material 202, for example, by epitaxial growth, bonding, heat- treatment, etc., such that the lattice of small material 204 has matched itself to the lattice of bulk material 202. As illustrated, x-lattice spacing d2208 has remained substantially the same or decreased slightly, while x-lattice spacing ds 210 has been increased from x-lattice spacing di 206 (see Figure 3). [0030] In contrast, z-lattice spacing ds 214 has remained substantially the same, while z-lattice spacing dβ 216 has been decreased from z-lattice cU 212 (see Figure 3). (None of the figures are drawn to scale, and are shown for illustrative purposes only.) [0031] As illustrated in Figures 3 and 4, d2208 has remained substantially the same, while x-lattice spacing di 206 has increased from di 206 in Figure 3 to ds, 210 in Figure 4.
[0032] The strain in the x-direction placed on the lattice of small material 204 may be represented by the following equation:
E = diZMi x 10o%
[0033] As illustrated in Figures 3 and 4, ds 214 has remained substantially the same in Figures 3 and 4, while the z-lattice spacing for small material 204 has decreased from d4212 in Figure 3 to d6216 in Figure 4.
[0034] The strain placed on the lattice of small material 204 in the z- direction may be represented by the following equation:
Figure imgf000009_0001
-F
[0035] The Poisson's ratio for small material 204 equals — - E,
[0036] In one embodiment, the strain in the x- and/ or the z-direction is less than about 10%. In another embodiment, the strain in the x- and/ or the z- direction is less than about 5%. In another embodiment, the strain in the x- and/or the z-direction is less than about 2%. In another embodiment, the strain in the x- and/ or the z-direction is less than about 1%.
[0037] In one embodiment, small material 204 is silicon, and bulk material 202 is a material having x-lattice spacing d2208 between about 0.5 % and about 10% larger than silicon. In one embodiment, if x-lattice spacing d2208 is more than about 10% larger than lattice spacing di 206, then small material 204 may experience significant dislocations when small material 204 is brought into contact with bulk material 202 as illustrated in Figure 4.
[0038] In another embodiment, bulk material 202 may be made of silicon
(Si) doped with one or more of aluminum, galium, germanium, arsenic, indium, tin, antimony, thalium, lead, and/ or bismuth. Amounts of the dopants will need to be adjusted in order to compensate for the relative size of silicon compared to the various dopants. For example, due to size differences, a large amount of aluminum is needed to dope silicon compared to a very small amount of bismuth, in order to achieve the same lattice spacing.
[0039] In another embodiment, small material 204 as shown in Figure 3 has a lattice spacing in the x- and/ or z-directions about 0.5 and about 0.6 ran, and bulk material has a larger lattice spacing in the x- and/ or z-directions than small material 204 of about 0.51 to about 0.61 ran,
[0040] Referring now to Figure 5, there is illustrated small material 304 and bulk material 302. Also shown are xyz axes, x axis 330, y axis 340, and z axis 350. Small material 304 has x-lattice spacing di 306, and z-lattice spacing d4312. Bulk material 302 has x-lattice spacing d2308, and z-lattice spacing ds 314. As shown in Figure 5, x-lattice spacing di 306 of small material 304 is larger than x-lattice spacing d2308 of bulk material 302. [0041] Referring now to Figure 6, small material 304 has been brought into contact with bulk material 302, so that lattice of small material 304 aligns with the lattice bulk material 302. X-lattice spacing d2308 and z-lattice spacing ds 314 of bulk material have remained substantially the same from Figure 5 to Figure 6, while x-lattice spacing of small material 304 has been reduced from di 306 in Figure 5 to d3310 in Figure 6, and z-lattice spacing of small material 304 has been increased from d4312 in Figure 5 to d6316 in Figure 6. [0042] In one embodiment, small material 304 is SiGe with Ge from about
10% to about 60%, and bulk material 302 is a material having an x- and/ or a z- lattice spacing less than that of the small material, e.g., silicon.
[0043] In another embodiment, suitable materials for bulk material 302 include silicon doped with one or more of boron, carbon, nitrogen, and/ or phosphorous. As discussed above, in order to obtain a given lattice spacing for bulk material 302, less boron would be needed than phosphorous, given then- relative sizes.
[0044] In one embodiment, the strain experienced by small material 304 in the x-direction from Figure 5 to Figure 6 may be represented by the following equation:
Ex = U s _ U l X 100% d,
[0045] In another embodiment, the strain experienced by small material 304 in the z-direction from Figure 5 to Figure 6 may be represented by the following equation:
Figure imgf000011_0001
[0046] In one embodiment, the x-direction and/ or the z-direction strain is less than about 10%. In another embodiment, the x-direction and/ or the z- direction strain is less than about 5%. In another embodiment, the x-direction and/ or the z-direction strain is less than about 2% . In another embodiment, the x- direction and/ or the z-direction strain is less than about 1%.
[0047] In one embodiment, if the x-direction and/ or the z-direction strain is greater than about 10%, then there may be significant lattice dislocations in device body 304 when brought into contact with straining layer 302. [0048] In another embodiment, device body 304 has a lattice spacing of between about 0.5 nm and 0.6 ran, and straining layer 302 has a smaller lattice spacing of between about 0.49 nm and about 0.59 nm.
[0049] In one embodiment, small material 204 and/ or 304, has a thickness and/ or a mass substantially less than bulk material 204 and/ or 304. In another embodiment, bulk material 202 and/ or 302 has a thickness and/ or a mass of about ten times greater than small material 204 and/ or 304.
[0050] Figure 7 is a cross-sectional view of a semiconductor device. Device
100 includes straining substrate 150 with double-gate fin transistor 152 extending therefrom. Fin transistor 152 includes P-type well 105. P-type well 105 is formed, such as, by introducing a dopant, such as boron and/ or indium into body 154 of fin transistor 152. On first surface 136 of body 154 is formed first gate dielectric 120 and first gate electrode 130.
[0051] On second surface 236 of body 154 is formed second gate dielectric 220 and second gate electrode 230. In one embodiment, gate dielectrics are silicon dioxide (Siθ2) that is grown or deposited. In another embodiment, gate dielectrics may be a deposited high -K dielectric, e.g., Zr02 or Hfθ2. Gate electrodes 130 and 230 may be formed, such as, by deposition (e.g., chemical vapor deposition (CVD)) on gate dielectrics 120 and 220. Gate electrodes 130 and 230 may each be deposited to a thickness of, for example, about 150 to about 2000 A. Accordingly, the thickness of gate electrodes 130 and 230 are each scalable and may be selected or chosen based on integration issues related to device performance. Representatively, gate electrode material may be deposited as a blanket layer, then patterned into respective gate electrodes, then doped to form N-type or P- type materials. In one embodiment, gate electrodes 130 and 230 may be N-type.
[0052] Also illustrated are junction regions 203 and 303, for example, NMOS junctions, that may be formed by a junction implant (e.g., such as implanting with arsenic, phosphorous, and/ or antimony for N-type junction regions), and possibly include additionally corresponding type tip implants. In one embodiment, junction regions 203 and 303 may be formed by doping portions of P-type well 105 to form those junction regions. Representatively, to form NMOS transistors, a dopant such as arsenic is implanted into gate electrodes 130 and 230 and junction regions 203 and 303. Figure 7 illustrates are channels 494 and 594, for example, NMOS channels. In one embodiment, performances of channels 494 and 594 are increased by placing channels 494 and 594 in tensile strain.
[0053] In another embodiment, channels 494 and 594 may be placed in tensile strain by straining substrate 150 having a smaller lattice spacing than body 154. In one embodiment, body 154 is silicon or SiGe, and suitable materials for straining substrate include silicon doped with one or more of boron, carbon, nitrogen, and/ or phosphorous. If straining substrate 150 has a smaller lattice spacing than body 154, then body 154 will be compressively strained in the x- and y-directions, and tensiley strained in the z-direction due to the Poisson's ratio of silicon. Therefore, current will flow through channels 494 and 594 in a direction of secondary strain, substantially orthogonal or substantially perpendicular to a plane of primary strain.
[0054] In another embodiment, Figure 7 illustrates a PMOS device, having PMOS channels 494 and 594 whose performance may be increased by putting channels 494 and 594 in compression. Channels 494 and 594 may be put in compression if straining substrate 150 has a larger lattice spacing than body 154. In one embodiment, body 154 is made of silicon, and suitable materials for straining substrate 150 include silicon doped with one or more of aluminum, galium, germanium, arsenic, indium, tin, antimony, thalium, lead, and/ or bismuth. In one embodiment, if straining substrate 150 has a lattice spacing greater than body 154, then body 154 will be tensiley strained in the x- and y- directions, and compressively strained in the z-direction due to Poisson's ratio. Therefore, current will flow through channels 494 and 594 in a direction of secondary strain, substantially orthogonal or substantially perpendicular to a plane of primary strain.
[0055] In one embodiment, straining substrate 150 comprises silicon germanium (SiGe) (for example, about 20% to about 60% germanium) and body 154 comprises silicon. In another embodiment, straining substrate 150 comprises carbon-doped silicon and body 154 comprises silicon.
[0056] In another embodiment, straining substrate 150 comprises a first material having a first lattice spacing, and body 154 comprises a second material having a second lattice spacing, where the first lattice spacing is larger than the second lattice spacing. In one embodiment, the first lattice spacing is between about 0.2% and about 2% larger than the second lattice spacing.
[0057] In another embodiment, straining substrate 150 comprises a first material having a first lattice spacing, and body 154 comprises a second material having a second lattice spacing, where the first lattice spacing is smaller than the second lattice spacing. In one embodiment, the first lattice spacing is between about 0.2% and about 2% smaller than the second lattice spacing.
[0058] In another embodiment, suitable materials that may be used for bulk materials 202 and/ or 302, small materials 204 and/ or 304, electrodes 130 and/ or 230, body 154, and/ or straining substrate 150 include one or more of the following: silicon (Si), silicon germanium (SiGe), silicon carbide (SiC), carbon- doped silicon, nickel suicide (NiSi), titanium suicide (TiSi2), cobalt silicide (CoSi2), and may optionally be doped with one or more of boron, indium, and/ or aluminum.
[0059] In another embodiment, electrodes 130 and/ or 230 may be formed or deposited by selective deposition, CVD deposition, and/ or epitaxial deposition. For example, an epitaxial layer of single crystal semiconductor film may be formed upon a single crystal substrate, where the epitaxial layer has the same crystallographic characteristics as the substrate material, but differs in type or concentration of dopant. In another embodiment, electrodes 130 and/ or 230 may be formed by selective CVD deposition, and possibly include epitaxial deposition of single crystal silicon alloy with the same crystal structure as that of the material onto which the structure is deposited (e.g., a similar or the same grade crystal grade, such as, 100, 110, etc.).
[0060] Suitable processes for forming or growing of silicon and silicon alloy materials include vapor phase (VPE), liquid phase (LPE), or solid phase (SPE) blocks of silicon processing. For example, one such CVD process that is applicable to VPE of silicon includes: (1) transporting reactants to the substrate surface; (2) reactants absorbed on the substrate surface; (3) chemical reaction on the surface leading to formation of a film and reaction products; (4) reaction products deabsorbed from the surface; and (5) transportation away of the reaction product from the surface.
[0061] In addition, suitable forming of silicon and silicon alloys comprises selective epitaxial deposition, formation, or growth known in the art as Type 1 selective epitaxial deposition. Using Type 1 deposition, silicon alloy deposition would be occurring only on bare silicon substrates within the openings of the oxide film, and minimal, if any, growth on the oxide.
[0062] Suitable selective epitaxial formation also includes Type 2 selective epitaxial deposition where selectivity of deposition is non-critical. Using Type 2 deposition, formation or growth of the silicon alloy occurs on bare silicon substrate, as well as on the oxide film, and thus when this type of deposition is made, an interface between the epitaxial layer of silicon alloy formed on the bare silicon substrate and a polysilicon layer of silicon alloy formed on the oxide film is created. The angle of this interface relative to the film growth direction depends on the crystallographic orientation of the substrate.
[0063] In another embodiment, Type 1 selective epitaxial deposition using a silicon source including one or more of the following: silicon, silicon germanium (SiGe), silicon carbide (SiC), nickel silicide (NiSi), titanium silicide (TiSi2), cobalt silicide (CoSi2), halides, SiCJU, S1HCI3, SiHBr3, and SiBr4 at suitable temperatures. Also, SiLbCb, SiH4 may be used as a silicon source if hydrogen chloride (HC1), chlorine (Cl2) is present.
[0064] In another embodiment, silicon and/ or silicon alloy materials may be deposited, as described above, and then doped to form junction regions in accordance with the characteristics of a desired NMOS or PMOS device. For example, after deposition of a silicon and/ or a silicon alloy material, one or both of those materials may be doped such as by doping those materials, as described above with respect to doping to form the P-type material of P-type well 105 and/ or the N-type material of N-type well 115.
[0065] Suitable materials for straining substrate 150 include, for example, silicon, silicon germanium, doped silicon germanium, silicon carbide, silicon carbon, carbon doped silicon with lattice spacing different from the electrode, which can be deposited by an operation using one or more of CVD, epitaxial deposition, and/ or selective deposition. Thus, for an NMOS device, a suitable material for straining substrate 150 has a lattice spacing smaller than that of fin transistor 152, and can be used to provide a tensile strain in channels 494 and 594.
[0066] On the other hand, for a PMOS device, a suitable material for straining substrate 150 has a lattice spacing that is larger than a lattice spacing of fin transistor 152, which can be used to cause a compressive strain in channels 494 and 594.
[0067] Various embodiments are described above. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the claimed subject matter. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

Claims

IN THE CLAIMSWhat is claimed:
1. An apparatus comprising: a straining substrate; a device over the substrate including a channel; wherein the straining substrate strains the device in a direction substantially perpendicular to a direction of current flow in the channel.
2. The apparatus of claim 1, wherein the device is under a strain caused by a lattice spacing of the straining substrate.
3. The apparatus of claim 1, wherein the device comprises a material having a first lattice spacing that comprises a different lattice spacing than a second lattice spacing of the straining substrate.
4. The apparatus of claim 1, wherein the channel is under a compressive strain caused by the straining substrate having a first lattice spacing being a larger lattice spacing than a second lattice spacing of the channel.
5. The apparatus of claim 1, wherein the channel is under a tensile strain caused by the straining substrate having a first lattice spacing being a smaller lattice spacing than a second lattice spacing of the channel.
6. The apparatus of claim 1, wherein the straining substrate comprises a material selected from the group consisting of silicon (Si), silicon germanium (Siy.x Gex), silicon carbide (Siy-X Cx), nickel silicide (NiSi), titanium silicide (TiSi2), and cobalt silicide (CoSi2).
7. The apparatus of claim 1, the device further comprising a gate electrode and a layer of silicide material on the surface of a gate electrode, wherein the layer of silicide material comprises one of nickel silicide (NiSi), titanium silicide (TiSi≥), and cobalt silicide (CoSi2).
8. The apparatus of claim 7, further comprising a layer of conformal etch stop material on the layer of silicide material, wherein the layer of etch stop material comprises one of silicon dioxide (Si02), phosphosilicate glass (PSG, a
Phosphorous doped Siθ2), silicon nitride (S-bN-i), and silicon carbide (SiC).
9. The apparatus of claim 8, further comprising a layer of dielectric material on the layer of conformal etch stop material, wherein the layer of dielectric material comprises one of carbon doped oxide (CDO), cubic boron nitride (CBN), silicon dioxide (Si02), phosphosilicate glass (PSG), silicon nitride (SisN4), fluorinated silicate glass (FSG), and silicon carbide (SiC).
10. An apparatus comprising: a straining substrate; a device over the substrate including a gate electrode, and a first junction region and a second junction region adjacent the gate electrode; and the straining substrate having a lattice spacing that is different than a lattice spacing of the device, wherein the device is adapted to have a current flow substantially perpendicular to a surface of the straining substrate.
11. The apparatus of claim 10, wherein the straining substrate comprises a lattice spacing that is larger than the lattice spacing of the device, adapted to impart a compressive strain in the current flow direction.
12. The apparatus of claim 10, wherein the lattice spacing of the straining substrate is smaller than the lattice spacing of the device, adapted to impart a tensile strain in the current flow direction.
13. The apparatus of claim 10, wherein the straining substrate comprises silicon germanium having a lattice spacing that is larger than the lattice spacing of the device, adapted to impart a compressive strain in the current flow direction.
14. A method comprising: forming a device on a straining substrate, the device including: a gate electrode; a first junction region and a second junction region adjacent the gate electrode; and wherein the straining substrate causes a primary strain in the device in a first direction, and a secondary strain in a second direction substantially perpendicular to the first plane; and flowing a current in a direction substantially parallel to the second direction.
15. The method of claim 14, wherein the first strain is tensile and the second strain is compressive.
16. The method of claim 14, wherein the first strain is compressive and the second strain is tensile.
PCT/US2003/040582 2003-06-16 2003-12-18 Double-gate transistor with enhanced carrier mobility WO2005006447A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2003299738A AU2003299738A1 (en) 2003-06-16 2003-12-18 Double-gate transistor with enhanced carrier mobility
EP03800017A EP1634336A1 (en) 2003-06-16 2003-12-18 Double-gate transistor with enhanced carrier mobility

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/463,080 US6974733B2 (en) 2003-06-16 2003-06-16 Double-gate transistor with enhanced carrier mobility
US10/463,080 2003-06-16

Publications (1)

Publication Number Publication Date
WO2005006447A1 true WO2005006447A1 (en) 2005-01-20

Family

ID=33511528

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/040582 WO2005006447A1 (en) 2003-06-16 2003-12-18 Double-gate transistor with enhanced carrier mobility

Country Status (8)

Country Link
US (1) US6974733B2 (en)
EP (2) EP2293338A3 (en)
KR (1) KR100866866B1 (en)
CN (1) CN100356577C (en)
AU (1) AU2003299738A1 (en)
SG (1) SG125962A1 (en)
TW (1) TWI249852B (en)
WO (1) WO2005006447A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005051994A1 (en) * 2005-10-31 2007-05-10 Advanced Micro Devices, Inc., Sunnyvale Deformation technique in silicon-based transistors using embedded semiconductor layers with atoms of large covalent radius

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6830976B2 (en) * 2001-03-02 2004-12-14 Amberwave Systems Corproation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6982474B2 (en) 2002-06-25 2006-01-03 Amberwave Systems Corporation Reacted conductive gate electrodes
US7190616B2 (en) * 2004-07-19 2007-03-13 Micron Technology, Inc. In-service reconfigurable DRAM and flash memory device
EP1812964A1 (en) * 2004-11-10 2007-08-01 Gil Asa Transistor structure and method of manufacturing thereof
US7393733B2 (en) 2004-12-01 2008-07-01 Amberwave Systems Corporation Methods of forming hybrid fin field-effect transistor structures
US9153645B2 (en) 2005-05-17 2015-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
US8324660B2 (en) 2005-05-17 2012-12-04 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
US7525160B2 (en) * 2005-12-27 2009-04-28 Intel Corporation Multigate device with recessed strain regions
US7777250B2 (en) 2006-03-24 2010-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures and related methods for device fabrication
EP2062290B1 (en) 2006-09-07 2019-08-28 Taiwan Semiconductor Manufacturing Company, Ltd. Defect reduction using aspect ratio trapping
US7875958B2 (en) 2006-09-27 2011-01-25 Taiwan Semiconductor Manufacturing Company, Ltd. Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures
US7799592B2 (en) 2006-09-27 2010-09-21 Taiwan Semiconductor Manufacturing Company, Ltd. Tri-gate field-effect transistors formed by aspect ratio trapping
US8502263B2 (en) 2006-10-19 2013-08-06 Taiwan Semiconductor Manufacturing Company, Ltd. Light-emitter-based devices with lattice-mismatched semiconductor structures
KR100855977B1 (en) * 2007-02-12 2008-09-02 삼성전자주식회사 Semiconductor device and methods for manufacturing the same
WO2008124154A2 (en) 2007-04-09 2008-10-16 Amberwave Systems Corporation Photovoltaics on silicon
US8304805B2 (en) 2009-01-09 2012-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor diodes fabricated by aspect ratio trapping with coalesced films
US7825328B2 (en) 2007-04-09 2010-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Nitride-based multi-junction solar cell modules and methods for making the same
US8237151B2 (en) 2009-01-09 2012-08-07 Taiwan Semiconductor Manufacturing Company, Ltd. Diode-based devices and methods for making the same
US8329541B2 (en) 2007-06-15 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. InP-based transistor fabrication
DE112008002387B4 (en) 2007-09-07 2022-04-07 Taiwan Semiconductor Manufacturing Co., Ltd. Structure of a multijunction solar cell, method of forming a photonic device, photovoltaic multijunction cell and photovoltaic multijunction cell device,
US20090206405A1 (en) * 2008-02-15 2009-08-20 Doyle Brian S Fin field effect transistor structures having two dielectric thicknesses
US8129749B2 (en) * 2008-03-28 2012-03-06 Intel Corporation Double quantum well structures for transistors
US8278687B2 (en) * 2008-03-28 2012-10-02 Intel Corporation Semiconductor heterostructures to reduce short channel effects
KR101394157B1 (en) 2008-04-08 2014-05-14 삼성전자주식회사 Vertical pillar transistor, DRAM device including the same, method for forming the vertical pillar transistor and method for forming a semiconductor layer
US7800166B2 (en) * 2008-05-30 2010-09-21 Intel Corporation Recessed channel array transistor (RCAT) structures and method of formation
US8183667B2 (en) 2008-06-03 2012-05-22 Taiwan Semiconductor Manufacturing Co., Ltd. Epitaxial growth of crystalline material
US8274097B2 (en) 2008-07-01 2012-09-25 Taiwan Semiconductor Manufacturing Company, Ltd. Reduction of edge effects from aspect ratio trapping
US8981427B2 (en) 2008-07-15 2015-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Polishing of small composite semiconductor materials
JP5416212B2 (en) 2008-09-19 2014-02-12 台湾積體電路製造股▲ふん▼有限公司 Device formation by epitaxial layer growth
US20100072515A1 (en) 2008-09-19 2010-03-25 Amberwave Systems Corporation Fabrication and structures of crystalline material
US8253211B2 (en) 2008-09-24 2012-08-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor sensor structures with reduced dislocation defect densities
CN102379046B (en) 2009-04-02 2015-06-17 台湾积体电路制造股份有限公司 Devices formed from a non-polar plane of a crystalline material and method of making the same
US8440998B2 (en) 2009-12-21 2013-05-14 Intel Corporation Increasing carrier injection velocity for integrated circuit devices
US8633470B2 (en) * 2009-12-23 2014-01-21 Intel Corporation Techniques and configurations to impart strain to integrated circuit devices
CN103378147B (en) * 2012-04-13 2015-12-16 南亚科技股份有限公司 Two vertical-channel transistors
US9466671B2 (en) 2013-08-19 2016-10-11 SK Hynix Inc. Semiconductor device having fin gate, resistive memory device including the same, and method of manufacturing the same
KR20150020848A (en) 2013-08-19 2015-02-27 에스케이하이닉스 주식회사 PMOS Transistor Improved Current-drivability With Vertical Channel, Variable Resistive Memory Device Including the same And Method of Manufacturing PMOS Transistor
US9564373B2 (en) 2015-02-27 2017-02-07 International Business Machines Corporation Forming a CMOS with dual strained channels
US9741853B2 (en) * 2015-10-29 2017-08-22 Globalfoundries Inc. Stress memorization techniques for transistor devices

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020079507A1 (en) * 2000-12-27 2002-06-27 Shim Kyu Hwan SiGe MODFET with a metal-oxide film and method for fabricating the same
US20020140031A1 (en) * 2001-03-31 2002-10-03 Kern Rim Strained silicon on insulator structures

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5385853A (en) * 1992-12-02 1995-01-31 International Business Machines Corporation Method of fabricating a metal oxide semiconductor heterojunction field effect transistor (MOSHFET)
US5534713A (en) * 1994-05-20 1996-07-09 International Business Machines Corporation Complementary metal-oxide semiconductor transistor logic using strained SI/SIGE heterostructure layers
US5963800A (en) * 1995-06-16 1999-10-05 Interuniversitair Micro-Elektronica Centrum (Imec Vzw) CMOS integration process having vertical channel
JPH10178172A (en) 1996-12-17 1998-06-30 Toshiba Corp Semiconductor device and its manufacture
US5990509A (en) * 1997-01-22 1999-11-23 International Business Machines Corporation 2F-square memory cell for gigabit memory applications
US5714777A (en) * 1997-02-19 1998-02-03 International Business Machines Corporation Si/SiGe vertical junction field effect transistor
US6071784A (en) * 1997-08-29 2000-06-06 Advanced Micro Devices, Inc. Annealing of silicon oxynitride and silicon nitride films to eliminate high temperature charge loss
KR100292818B1 (en) 1998-07-02 2001-11-05 윤종용 MOS transistor manufacturing method
TW460978B (en) * 1999-03-15 2001-10-21 Matsushita Electric Ind Co Ltd A semiconductor device and its fabrication method
US6346732B1 (en) 1999-05-14 2002-02-12 Kabushiki Kaisha Toshiba Semiconductor device with oxide mediated epitaxial layer
US6392271B1 (en) * 1999-06-28 2002-05-21 Intel Corporation Structure and process flow for fabrication of dual gate floating body integrated MOS transistors
US6483171B1 (en) * 1999-08-13 2002-11-19 Micron Technology, Inc. Vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, SOI and thin film structures and method of forming same
TW451423B (en) 2000-02-01 2001-08-21 Ind Tech Res Inst Latch-up structure for improving CMOS processing using latch-up ion implantation and the manufacturing method thereof
US6319799B1 (en) * 2000-05-09 2001-11-20 Board Of Regents, The University Of Texas System High mobility heterojunction transistor and method
JP2002057329A (en) * 2000-08-09 2002-02-22 Toshiba Corp Vertical field-effect transistor and its manufacturing method
US6413802B1 (en) * 2000-10-23 2002-07-02 The Regents Of The University Of California Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture
US6475869B1 (en) * 2001-02-26 2002-11-05 Advanced Micro Devices, Inc. Method of forming a double gate transistor having an epitaxial silicon/germanium channel region
US6445016B1 (en) * 2001-02-28 2002-09-03 Advanced Micro Devices, Inc. Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation
US7205604B2 (en) * 2001-03-13 2007-04-17 International Business Machines Corporation Ultra scalable high speed heterojunction vertical n-channel MISFETs and methods thereof
US20020167048A1 (en) 2001-05-14 2002-11-14 Tweet Douglas J. Enhanced mobility NMOS and PMOS transistors using strained Si/SiGe layers on silicon-on-insulator substrates
US6703271B2 (en) * 2001-11-30 2004-03-09 Taiwan Semiconductor Manufacturing Company Complementary metal oxide semiconductor transistor technology using selective epitaxy of a strained silicon germanium layer
US6610576B2 (en) * 2001-12-13 2003-08-26 International Business Machines Corporation Method for forming asymmetric dual gate transistor
US6657252B2 (en) * 2002-03-19 2003-12-02 International Business Machines Corporation FinFET CMOS with NVRAM capability
US6855990B2 (en) * 2002-11-26 2005-02-15 Taiwan Semiconductor Manufacturing Co., Ltd Strained-channel multiple-gate transistor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020079507A1 (en) * 2000-12-27 2002-06-27 Shim Kyu Hwan SiGe MODFET with a metal-oxide film and method for fabricating the same
US20020140031A1 (en) * 2001-03-31 2002-10-03 Kern Rim Strained silicon on insulator structures

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
COLLAERT N ET AL: "MODELING THE SHORT-CHANNEL THRESHOLD VOLTAGE OF A NOVEL VERTICAL HETEROJUNCTION PMOSFET", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 46, no. 5, May 1999 (1999-05-01), pages 933 - 939, XP000928589, ISSN: 0018-9383 *
DATE C K ET AL: "INCREASED HOT-CARRIER EFFECTS USING SIGE LAYERS IN VERTICAL SURROUNDING-GATE MOSFETS", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 48, no. 12, December 2001 (2001-12-01), pages 2690 - 2694, XP001077646, ISSN: 0018-9383 *
DATE C K ET AL: "SUPPRESSION OF THE FLOATING-BODY EFFECT USING SIGE LAYERS IN VERTICAL SURROUNDING-GATE MOSFETS", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 48, no. 12, December 2001 (2001-12-01), pages 2684 - 2689, XP001077645, ISSN: 0018-9383 *
LIU K C ET AL: "A novel sidewall strained-Si channel nMOSFET", ELECTRON DEVICES MEETING, 1999. IEDM TECHNICAL DIGEST. INTERNATIONAL WASHINGTON, DC, USA 5-8 DEC. 1999, PISCATAWAY, NJ, USA,IEEE, US, 5 December 1999 (1999-12-05), pages 63 - 66, XP010372015, ISBN: 0-7803-5410-9 *
OUYANG Q C ET AL: "BUILT-IN LONGITUDINAL FIELD EFFECTS IN SUB-100-NM GRADED SI1-XGEX CHANNEL PMOSFETS", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 48, no. 6, June 2001 (2001-06-01), pages 1245 - 1250, XP001082184, ISSN: 0018-9383 *
See also references of EP1634336A1 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005051994A1 (en) * 2005-10-31 2007-05-10 Advanced Micro Devices, Inc., Sunnyvale Deformation technique in silicon-based transistors using embedded semiconductor layers with atoms of large covalent radius
US7544551B2 (en) 2005-10-31 2009-06-09 Advanced Micro Devices, Inc. Technique for strain engineering in Si-based Transistors by using embedded semiconductor layers including atoms with high covalent radius
DE102005051994B4 (en) * 2005-10-31 2011-12-01 Globalfoundries Inc. Deformation technique in silicon-based transistors using embedded semiconductor layers with atoms of large covalent radius

Also Published As

Publication number Publication date
TWI249852B (en) 2006-02-21
CN1574387A (en) 2005-02-02
KR100866866B1 (en) 2008-11-04
TW200501420A (en) 2005-01-01
US6974733B2 (en) 2005-12-13
KR20060021386A (en) 2006-03-07
EP2293338A3 (en) 2011-05-25
CN100356577C (en) 2007-12-19
EP2293338A2 (en) 2011-03-09
SG125962A1 (en) 2006-10-30
AU2003299738A1 (en) 2005-01-28
EP1634336A1 (en) 2006-03-15
US20040253774A1 (en) 2004-12-16

Similar Documents

Publication Publication Date Title
US6974733B2 (en) Double-gate transistor with enhanced carrier mobility
US6982433B2 (en) Gate-induced strain for MOS performance improvement
KR101436129B1 (en) Stressed field effect transistor and method for its fabrication
EP3392905B1 (en) Pmos transistor strain optimization with raised junction regions
US9059316B2 (en) Structure and method for mobility enhanced MOSFETs with unalloyed silicide
US7619285B2 (en) Method of fabricating CMOS transistor and CMOS transistor fabricated thereby
US7442601B2 (en) Stress enhanced CMOS circuits and methods for their fabrication
US20120276695A1 (en) Strained thin body CMOS with Si:C and SiGe stressor
US20080083948A1 (en) SiGe selective growth without a hard mask
JP2013545289A (en) Method and structure for pFET junction profile with SiGe channel
US20070187776A1 (en) Semiconductor device and method of fabricating the same
US9331174B2 (en) Method for improving device performance using epitaxially grown silicon carbon (SiC) or silicon-germanium (SiGe)

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2003800017

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020057024288

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020057024288

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003800017

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP