WO2004105139A1 - Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same - Google Patents

Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same Download PDF

Info

Publication number
WO2004105139A1
WO2004105139A1 PCT/KR2003/002893 KR0302893W WO2004105139A1 WO 2004105139 A1 WO2004105139 A1 WO 2004105139A1 KR 0302893 W KR0302893 W KR 0302893W WO 2004105139 A1 WO2004105139 A1 WO 2004105139A1
Authority
WO
WIPO (PCT)
Prior art keywords
insulator
material layer
transition material
semiconductor transition
field effect
Prior art date
Application number
PCT/KR2003/002893
Other languages
French (fr)
Inventor
Hyun-Tak Kim
Kwang-Yong Kang
Doo-Hyeb Youn
Byung-Gyu Chae
Original Assignee
Electronics And Telecommunications Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Electronics And Telecommunications Research Institute filed Critical Electronics And Telecommunications Research Institute
Priority to EP03781053A priority Critical patent/EP1625625A4/en
Priority to AU2003288774A priority patent/AU2003288774A1/en
Priority to JP2004572160A priority patent/JP2006526273A/en
Priority to US10/557,552 priority patent/US20060231872A1/en
Publication of WO2004105139A1 publication Critical patent/WO2004105139A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N99/00—Subject matter not provided for in other groups of this subclass
    • H10N99/03—Devices using Mott metal-insulator transition, e.g. field-effect transistor-like devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
    • H10K10/472—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising only inorganic materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31691—Inorganic layers composed of oxides or glassy oxides or oxide based glass with perovskite structure
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/464—Lateral top-gate IGFETs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/60—Organic compounds having low molecular weight
    • H10K85/611—Charge transfer complexes

Definitions

  • the present invention relates to a field effect transistor and method of the same, and more particularly, to a field effect transistor using an insulator- semiconductor transition material layer as a channel material, and manufacture method of the same.
  • MOSFETs metal oxide semiconductor field effect transistors
  • MOSFETs employ a double pn-junction structure as a base structure, the pn-junction structure having a linear property at a low drain voltage.
  • the degree of integration of devices increases, the total channel length needs to be reduced.
  • a reduction in a channel length causes various problems due to a short channel effect. For example, when a channel length is reduced to approximately 50nm or less, the size of a depletion layer increases, thereby the density of charge carriers changes and current flowing between a gate and a channel increases.
  • Mott-Hubbard field effect transistors perform on/off operation according to a metal-insulator transition.
  • Mott-Hubbard field effect transistors do not include any depletion layer, and accordingly, can drastically improve the degree of integration thereof.
  • Mott-Hubbard field effect transistors are said to provide a higher speed switching function than MOSFETs.
  • Mott-Hubbard field effect transistors use a Mott-Hubbard insulator as a channel material.
  • the insulator has a metallic structure which is one electron per atom The non-uniformity results in large leakage current, and accordingly, the transistors cannot achieve high current amplification at a low gate voltage and a low source-drain voltage.
  • a Mott-Hubbard insulator such as Y ⁇ - ⁇ Pr x Ba 2 Cu 3 O 7-d (YPBCO), includes an element Cu with high conductivity.
  • the present invention provides a field effect transistor using an insulator- semiconductor transition material layer as a channel material to achieve high current amplification at a low gate voltage and a low source-drain voltage.
  • the present invention also provides a method of manufacturing the field effect transistor.
  • a field effect transistor comprising: an insulator-semiconductor transition material layer which selectively provides a first state in which charged holes are not introduced to a surface of the insulator-semiconductor transition material layer when a gate field is not applied and a second state in which a large number of charged holes are introduced to the surface of the insulator-semiconductor transition material layer when a negative field is applied to form a conductive channel; a gate insulating layer formed on the insulator-semiconductor transition material layer; a gate electrode formed on the gate insulating layer for applying a negative field of a predetermined intensity to the insulator-semiconductor transition material layer; and a source electrode and a drain electrode facing each other at both sides of the insulator-semiconductor transition material layer to move charge carriers through the conductive channel while the insulator-semiconductor material layer is in the second state.
  • the insulator-semiconductor transition material layer may be disposed on a silicon substrate, a silicon-on-insulator substrate, or a sapphire substrate.
  • the insulator-semiconductor transition material layer may be disposed on a silicon substrate, a silicon-on-insulator substrate, or a sapphire substrate.
  • the insulator-semiconductor transition material layer may be a vanadium dioxide (VO 2 ), V 2 O 3 , V 2 O 5 thin films.
  • the insulator-semiconductor transition material layer may be an alkali- tetracyanoquinodimethane (TCNQ) thin film which is selected from the group consisting of Na-TCNQ, K-TCNQ, Rb-TCNQ, and Cs-TCNQ.
  • TCNQ alkali- tetracyanoquinodimethane
  • the gate insulating layer may be a dielectric layer selected from the group consisting of Ba 0 . 5 Sr 0 .5TiO 3 , Pb ⁇ -x Zr x TiO 3 (O ⁇ x ⁇ O.5), Ta 2 O 3 , Si 3 N 4 , and SiO 2 .
  • the source electrode, the drain electrode, and the gate electrode may be gold/chromium (Au/Cr) electrodes.
  • a method of manufacturing a field effect transistor comprising: forming an insulator-semiconductor transition material layer on a substrate to selectively provide a first state in which charged holes are not introduced to a surface of the insulator-semiconductor transition material layer when a field is not applied and a second state in which a large number of charged holes are introduced to the surface of the insulator-semiconductor transition material layer when a negative field is applied to form a conductive channel; forming a source electrode and a drain electrode to cover some portions at both sides of the insulator- semiconductor transition material layer; forming an insulating layer on the substrate, the source electrode, the drain electrode, and the insulator- semiconductor transition material layer; and forming a gate electrode on the insulating layer.
  • the substrate may be a single crystal silicon substrate, a silicon-on- insulator substrate, or a sapphire substrate.
  • the insulator-semiconductor transition material layer may be a vanadium dioxide thin film.
  • the insulator-semiconductor transition material layer may be an alkali- tetracyanoquinodimethane thin film.
  • the method may further comprise patterning the insulator-semiconductor transition material layer to have an area from several tens of nm 2 to several ⁇ m 2 .
  • the patterning may be performed using a photolithography process and a radio frequency (RF)-ion milling process.
  • the source electrode, the drain electrode, and the gate electrode may be formed using a lift-off process.
  • FIG. 1 is a graph illustrating changes with temperature in a resistance of a channel material of a field effect transistor according to the present invention
  • FIG. 2 is a graph illustrating Hall effect measurement results of the field effect transistor according to the present invention.
  • Minus (-) means that carriers are holes;
  • FIG. 3 is a diagram illustrating a layout of a field effect transistor according to the present invention.
  • FIG. 4 is a cross-sectional view taken along the line ll-ll' of the field effect transistor shown in FIG. 3;
  • FIG. 5 is an enlarged view of a portion "A" of the field effect transistor shown in FIG. 3;
  • FIG. 6 is a graph illustrating operational characteristics of the field effect transistor shown in FIG. 3.
  • 110 AI 2 O 3 substrate
  • 120 VO 2 film
  • 130 Source Au/Cr electrode
  • 140 Drain Au/Cr electrode
  • 160 Gate Au/Cr electrode
  • 150 dielectric gate-insulator layer
  • FIG. 1 is a graph illustrating changes with temperature in a resistance of a channel material of a field effect transistor according to the present invention.
  • a representative example of an insulator-semiconductor transition material layer used as a channel material of a field effect transistor is a vanadium dioxide (VO 2 ) thin film.
  • VO 2 vanadium dioxide
  • a VO 2 thin film is a Mott- Brinkman-Rice insulator.
  • resistance of the VO 2 thin film decreases logarithmically until temperature increases to approximately 330K.
  • a resistance of the VO 2 thin film sharply decreases, thereby causing a phase transition to metal.
  • phase transition can occur at a normal temperature under specific conditions, that is, when predetermined potentials are applied to a surface of the VO 2 thin film and charged holes are injected into the VO 2 thin film.
  • the charged holes should be injected into the VO 2 thin film in a state where a relatively high voltage is applied between a drain and a source.
  • the field effect transistor according to the present invention does not use the insulator-metal transition phenomenon. According to the field effect transistor of the present invention, even though a relatively low voltage is applied between the source and the drain, a negative field is formed on the surface of the VO 2 thin film to cause current to flow between the drain and the source.
  • FIG. 2 is a graph illustrating Hall effect measurement results of the VO 2 thin film for the field effect transistor according to the present invention.
  • a symbol "-" represents a hole.
  • Hall effect measurement results show that electrons of about 10.7 ⁇ 10 15 /cm 3 are present within the VO 2 thin film at a temperature of about 332K, and the amount of electrons sharply increases as temperature.increases. As previously explained, this is a theoretical base for explaining the insulator-metal transition of the VO 2 thin film.
  • holes of about 1.16 ⁇ 10 17 /cm 3 are present at a temperature of about 332K and holes of about 7.37x10 15 /cm 3 are present at a temperature of about 330K.
  • the insulator-semiconductor transition material has such characteristics that it can maintain an insulation state when a field is not formed, whereas it can make a conductive channel using induced holes when a negative field is formed.
  • Examples of the insulator-semiconductor transition material include an alkali-tetracyanoquinodimethan (TCNQ) material, besides the VO2 thin film.
  • the alkali-TCNQ material may be selected from the group consisting of Na- TCNQ, K-TCNQ, Rb-TCNQ, and Cs-TCNQ.
  • FIG. 3 is diagram illustrating a layout of a field effect transistor using an insulator-semiconductor transition material layer as a channel material.
  • FIG. 4 is a cross-sectional view taken along the line ll-ll' of the field effect transistor shown in FIG. 3.
  • FIG. 5 is an enlarged plan view of a portion "A" of the field effect transistor shown in FIG. 3.
  • a VO 2 thin film 120 having a thickness of about 700-1 OOOA and having a pattern with an area of several ⁇ m 2 is disposed on a single crystal sapphire (AI 2 O 3 ) substrate 1 10.
  • the VO 2 thin film 120 is an insulator-semiconductor transition material layer.
  • Other insulator-semiconductor transition material layers can be used, instead of the VO 2 thin film 120.
  • the present embodiment employs the single crystal sapphire substrate 110 which provides suitable deposition conditions for growth of the VO 2 thin film 120, the present invention is not limited thereto.
  • a single crystal silicon (Si) substrate, or a silicon-on-insulator (SOI) substrate can be used, if necessary.
  • the first Au/Cr electrode 130 is adhered to some portions at a left side of the VO 2 thin film 120.
  • the second Au/Cr electrode 140 is adhered to some portions of a right side of the VO 2 thin film 120.
  • the first Au/Cr electrode 130 and the second Au/Cr electrode 140 are spaced from each other by a channel length L and disposed on the VO 2 thin film 120 to face each other. As shown in FIG.
  • a distance between the first Au/Cr electrode 130 and the second Au/Cr electrode 140, that is, the length L of a channel, is approximately 3 ⁇ m, and a width W of the channel is approximately 50 ⁇ m.
  • a Cr film in the Au/Cr double metal thin film functions as a buffer layer for good adhesion between the single crystal sapphire substrate 110 and an Au film, has a thickness of about 50nm.
  • a gate insulating layer 150 is formed on the first and second Au/Cr electrodes 130 and 140 and the square VO 2 thin film 120 and on some portions of the sapphire substrate 110, leaving two electrode pads as shown in FIG. 3.
  • the gate insulating layer 150 is not limited to the BSTO dielectric layer.
  • Other dielectric layers than the BSTO dielectric layer for example, Pb ⁇ . x Zr x TiO 3 (O ⁇ x ⁇ O.5) and Ta 2 O 3 having a high dielectric constant, or Si 3 N and SiO 2 having general insulation property can be used as the gate insulating layer 150.
  • a third Au/Cr electrode 160 is formed as a gate electrode on the gate insulating layer 150.
  • the VO 2 thin film 120 is formed on the single crystal sapphire substrate 110 to have a thickness of about 700-1 OOOA.
  • a photoresist layer (not shown) is coated on the VO 2 thin film 120 using a spin-coater, and the VO 2 thin film 120 is patterned through a photolithography process using a Cr-mask and an etching process.
  • a radio frequency (RF)-ion milling process can be used as the etching process.
  • the VO 2 thin film 120 is patterned to have a square area of several ⁇ m 2 .
  • an Au/Cr layer is formed on the surface of the single crystal sapphire substrate 110, from which some portions of the VO 2 thin film are removed, and the square VO 2 thin film 120 to have a thickness of about 200nm.
  • the first Au/Cr electrode 130 and the second Au/Cr electrode 140 are formed to cover some portions at right and left sides of the VO 2 thin film 120 through a general lift-off process.
  • the gate insulating layer 150 is formed on the exposed surfaces of the single crystal sapphire substrate 110, the first Au/Cr electrode 130, the second Au/Cr electrode 140, and the VO 2 thin film 120.
  • the gate insulating layer 150 is formed on the exposed surfaces of the single crystal sapphire substrate 110, the first Au/Cr electrode 130, the second Au/Cr electrode 140, and the VO 2 thin film 120.
  • a field effect transistor according to the present invention uses an insulator-semiconductor transition material thin film as a channel material, in contrast to the conventional art which employs a pn-junction semiconductor structure. Therefore, the field effect transistor of the present invention has an advantage in that it does not suffer problems caused due to a short channel effect, and accordingly, can improve the degree of integration thereof and a switching speed.
  • the field effect transistor has another advantage in that it can provide an insulation state or a conductive state according to whether a negative voltage is applied to a gate electrode in a state where a relatively low bias is applied between a drain and a source.
  • current flowing in the conductive state can be about 250 times more than that flowing in the insulation - state.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

Provided is a field effect transistor including an insulator-semiconductor transition material layer. The insulator-semiconductor transition material layer selectively provides a first state where charged holes are not introduced to a surface of the insulator-semiconductor transition material layer when a gate field is not applied and a second state where a large number of charged holes are introduced to the surface of the insulator-semiconductor transition material layer to form a conductive channel when a negative field is applied. A gate insulating layer is formed on the insulator-semiconductor transition material layer. A gate electrode is formed on the gate insulating layer to apply a negative field of a predetermined intensity to the insulator-semiconductor transition material layer. A source electrode and a drain electrode are disposed to face each other at both sides of the insulator-semiconductor transition material layer so that charge carriers can flow through the conductive channel while the insulator-semiconductor transition material layer is in the second state.

Description

FIELD EFFECT TRANSISTOR USING INSULATOR-SEMICONDUCTOR
TRANSITION MATERIAL LAYER
AS CHANNEL MATERIAL AND METHOD OF MANUFACTURING
THE SAME
Technical Field
The present invention relates to a field effect transistor and method of the same, and more particularly, to a field effect transistor using an insulator- semiconductor transition material layer as a channel material, and manufacture method of the same.
Background Art
Among transistors, metal oxide semiconductor field effect transistors (MOSFETs) have currently become the leading choice of designers as ultra-small size and high speed switching transistors. MOSFETs employ a double pn-junction structure as a base structure, the pn-junction structure having a linear property at a low drain voltage. As the degree of integration of devices increases, the total channel length needs to be reduced. However, a reduction in a channel length causes various problems due to a short channel effect. For example, when a channel length is reduced to approximately 50nm or less, the size of a depletion layer increases, thereby the density of charge carriers changes and current flowing between a gate and a channel increases.
To solve these problems, a study has been made on field effect transistors using a Mott-Hubbard insulator as a channel material, the Mott-Hubbard insulator undergoing a Hubbard's continuous metal-insulator transition, that is, a second- order phase transition. A Hubbard's continuous metal-insulator transition was explained by J. Hubbard, in "Proc. Roy. Sci. (London) A276, 238 (1963), A281 , 40- 1 (1963)," and a transistor using the Hubbard's continuous metal-insulator transition was disclosed by D. M. Newns, J. A. Misewich, C. C. Tsuei, A, Gupta, B. A. Scott, and A. Schrott, in "Appl. Phys. Lett. 73, 780 (1998)." Transistors using a Hubbard's continuous metal-insulator transition are called Mott-Hubbard field effect transistors or Mott field effect transistors. Mott-Hubbard field effect transistors perform on/off operation according to a metal-insulator transition. In contrast to MOSFETs, Mott-Hubbard field effect transistors do not include any depletion layer, and accordingly, can drastically improve the degree of integration thereof. In addition, Mott-Hubbard field effect transistors are said to provide a higher speed switching function than MOSFETs. On the other hand, Mott-Hubbard field effect transistors use a Mott-Hubbard insulator as a channel material. The insulator has a metallic structure which is one electron per atom The non-uniformity results in large leakage current, and accordingly, the transistors cannot achieve high current amplification at a low gate voltage and a low source-drain voltage. For example, a Mott-Hubbard insulator, such as Yι-χPrxBa2Cu3O7-d (YPBCO), includes an element Cu with high conductivity.
Disclosure of the Invention
The present invention provides a field effect transistor using an insulator- semiconductor transition material layer as a channel material to achieve high current amplification at a low gate voltage and a low source-drain voltage.
The present invention also provides a method of manufacturing the field effect transistor.
In accordance with an aspect of the present invention, there is provided a field effect transistor comprising: an insulator-semiconductor transition material layer which selectively provides a first state in which charged holes are not introduced to a surface of the insulator-semiconductor transition material layer when a gate field is not applied and a second state in which a large number of charged holes are introduced to the surface of the insulator-semiconductor transition material layer when a negative field is applied to form a conductive channel; a gate insulating layer formed on the insulator-semiconductor transition material layer; a gate electrode formed on the gate insulating layer for applying a negative field of a predetermined intensity to the insulator-semiconductor transition material layer; and a source electrode and a drain electrode facing each other at both sides of the insulator-semiconductor transition material layer to move charge carriers through the conductive channel while the insulator-semiconductor material layer is in the second state.
The insulator-semiconductor transition material layer may be disposed on a silicon substrate, a silicon-on-insulator substrate, or a sapphire substrate.
The insulator-semiconductor transition material layer may be disposed on a silicon substrate, a silicon-on-insulator substrate, or a sapphire substrate.
The insulator-semiconductor transition material layer may be a vanadium dioxide (VO2), V2O3, V2O5 thin films.
The insulator-semiconductor transition material layer may be an alkali- tetracyanoquinodimethane (TCNQ) thin film which is selected from the group consisting of Na-TCNQ, K-TCNQ, Rb-TCNQ, and Cs-TCNQ.
The gate insulating layer may be a dielectric layer selected from the group consisting of Ba0.5Sr0.5TiO3, Pbι-xZrxTiO3 (O≤x≤O.5), Ta2O3, Si3N4, and SiO2.
The source electrode, the drain electrode, and the gate electrode may be gold/chromium (Au/Cr) electrodes.
In accordance with another aspect of the present invention, there is provided a method of manufacturing a field effect transistor, comprising: forming an insulator-semiconductor transition material layer on a substrate to selectively provide a first state in which charged holes are not introduced to a surface of the insulator-semiconductor transition material layer when a field is not applied and a second state in which a large number of charged holes are introduced to the surface of the insulator-semiconductor transition material layer when a negative field is applied to form a conductive channel; forming a source electrode and a drain electrode to cover some portions at both sides of the insulator- semiconductor transition material layer; forming an insulating layer on the substrate, the source electrode, the drain electrode, and the insulator- semiconductor transition material layer; and forming a gate electrode on the insulating layer.
The substrate may be a single crystal silicon substrate, a silicon-on- insulator substrate, or a sapphire substrate.
The insulator-semiconductor transition material layer may be a vanadium dioxide thin film. The insulator-semiconductor transition material layer may be an alkali- tetracyanoquinodimethane thin film.
The method may further comprise patterning the insulator-semiconductor transition material layer to have an area from several tens of nm2 to several μm2. The patterning may be performed using a photolithography process and a radio frequency (RF)-ion milling process.
The source electrode, the drain electrode, and the gate electrode may be formed using a lift-off process.
Brief Description of the Drawings
FIG. 1 is a graph illustrating changes with temperature in a resistance of a channel material of a field effect transistor according to the present invention;
FIG. 2 is a graph illustrating Hall effect measurement results of the field effect transistor according to the present invention. Minus (-) means that carriers are holes;
FIG. 3 is a diagram illustrating a layout of a field effect transistor according to the present invention;
FIG. 4 is a cross-sectional view taken along the line ll-ll' of the field effect transistor shown in FIG. 3;
FIG. 5 is an enlarged view of a portion "A" of the field effect transistor shown in FIG. 3; and
FIG. 6 is a graph illustrating operational characteristics of the field effect transistor shown in FIG. 3.
110: AI2O3 substrate, 120 : VO2 film, 130: Source Au/Cr electrode, 140: Drain Au/Cr electrode, 160: Gate Au/Cr electrode, 150: dielectric gate-insulator layer
Best mode for carrying out the Invention
FIG. 1 is a graph illustrating changes with temperature in a resistance of a channel material of a field effect transistor according to the present invention.
Referring to FIG. 1 , a representative example of an insulator-semiconductor transition material layer used as a channel material of a field effect transistor is a vanadium dioxide (VO2) thin film. For example, a VO2 thin film is a Mott- Brinkman-Rice insulator. Thus, resistance of the VO2 thin film decreases logarithmically until temperature increases to approximately 330K. However, when the temperature reaches approximately 340K, a resistance of the VO2 thin film sharply decreases, thereby causing a phase transition to metal. Although such a transition does not occur naturally at a normal temperature, the phase transition can occur at a normal temperature under specific conditions, that is, when predetermined potentials are applied to a surface of the VO2 thin film and charged holes are injected into the VO2 thin film. To use this physical insulator- metal transition phenomenon, the charged holes should be injected into the VO2 thin film in a state where a relatively high voltage is applied between a drain and a source. The field effect transistor according to the present invention does not use the insulator-metal transition phenomenon. According to the field effect transistor of the present invention, even though a relatively low voltage is applied between the source and the drain, a negative field is formed on the surface of the VO2 thin film to cause current to flow between the drain and the source.
FIG. 2 is a graph illustrating Hall effect measurement results of the VO2 thin film for the field effect transistor according to the present invention. In FIG. 2, a symbol "-" represents a hole. As shown in FIG. 2, Hall effect measurement results show that electrons of about 10.7χ1015/cm3 are present within the VO2 thin film at a temperature of about 332K, and the amount of electrons sharply increases as temperature.increases. As previously explained, this is a theoretical base for explaining the insulator-metal transition of the VO2 thin film. In the meantime, holes of about 1.16χ1017/cm3 are present at a temperature of about 332K and holes of about 7.37x1015/cm3 are present at a temperature of about 330K. As the temperature decreases, the number of holes decreases gradually. Finally, holes of about 1.25χ1015/cm3 are present at a temperature of about 324K. Differently from electrons, the number of holes induced by a gate field increases as the number of holes measured by Hall effect decreases due to charge conservation. That is, as temperature decreases, a larger number of holes are confined in a predetermined quantum well. Accordingly, a good conductive state can be attained through induction of the large number of holes confined in the quantum well even upon application of a very low field. An insulator-semiconductor transition material has these characteristics. That is, the insulator-semiconductor transition material has such characteristics that it can maintain an insulation state when a field is not formed, whereas it can make a conductive channel using induced holes when a negative field is formed. Examples of the insulator-semiconductor transition material include an alkali-tetracyanoquinodimethan (TCNQ) material, besides the VO2 thin film. The alkali-TCNQ material may be selected from the group consisting of Na- TCNQ, K-TCNQ, Rb-TCNQ, and Cs-TCNQ. FIG. 3 is diagram illustrating a layout of a field effect transistor using an insulator-semiconductor transition material layer as a channel material. FIG. 4 is a cross-sectional view taken along the line ll-ll' of the field effect transistor shown in FIG. 3. FIG. 5 is an enlarged plan view of a portion "A" of the field effect transistor shown in FIG. 3.
Referring to FIGS. 3 through 5, a VO2 thin film 120 having a thickness of about 700-1 OOOA and having a pattern with an area of several μm2 is disposed on a single crystal sapphire (AI2O3) substrate 1 10. The VO2 thin film 120 is an insulator-semiconductor transition material layer. Other insulator-semiconductor transition material layers can be used, instead of the VO2 thin film 120. While the present embodiment employs the single crystal sapphire substrate 110 which provides suitable deposition conditions for growth of the VO2 thin film 120, the present invention is not limited thereto. For example, a single crystal silicon (Si) substrate, or a silicon-on-insulator (SOI) substrate can be used, if necessary. A first gold/chromium (Au/Cr) electrode 130 and a second Au/Cr electrode
140 are respectively formed as a source electrode and a drain electrode on some portions of the single crystal sapphire substrate 1 10 and the VO2 thin film.120.. The first Au/Cr electrode 130 is adhered to some portions at a left side of the VO2 thin film 120. The second Au/Cr electrode 140 is adhered to some portions of a right side of the VO2 thin film 120. The first Au/Cr electrode 130 and the second Au/Cr electrode 140 are spaced from each other by a channel length L and disposed on the VO2 thin film 120 to face each other. As shown in FIG. 5, a distance between the first Au/Cr electrode 130 and the second Au/Cr electrode 140, that is, the length L of a channel, is approximately 3μm, and a width W of the channel is approximately 50μm. While the Au/Cr metal thin films are used as the source electrode and the drain electrode in the present embodiment, a Cr film in the Au/Cr double metal thin film functions as a buffer layer for good adhesion between the single crystal sapphire substrate 110 and an Au film, has a thickness of about 50nm. A gate insulating layer 150 is formed on the first and second Au/Cr electrodes 130 and 140 and the square VO2 thin film 120 and on some portions of the sapphire substrate 110, leaving two electrode pads as shown in FIG. 3. While a Ba0.5Sr0.5TiO3 (BSTO) dielectric layer having a dielectric constant of about 43 can be used as the gate insulating layer 150, the gate insulating layer 150 is not limited to the BSTO dielectric layer. Other dielectric layers than the BSTO dielectric layer, for example, Pbι.xZrxTiO3 (O≤x≤O.5) and Ta2O3 having a high dielectric constant, or Si3N and SiO2 having general insulation property can be used as the gate insulating layer 150. A third Au/Cr electrode 160 is formed as a gate electrode on the gate insulating layer 150.
Operation and operational characteristics of the field effect transistor using the VO2 thin film as a channel material will be explained with reference to a graph in FIG. 6.
As shown in FIG. 6, current is considerably different between a case 610 where a bias is not applied to the gate electrode 160 and cases 620 and 630 where a negative bias is applied to the gate electrode 160, at a low drain-source voltage. For example, in a state where a drain-source voltage is approximately 0.3V, when a bias is not applied to the gate electrode 160, current flowing between the source and the drain is so small that it can be ignored. This is because holes within the VO2 thin film used as a channel material cannot exit from the quantum well. However, in a state where the drain-source voltage is approximately 0.3V, when a negative bias of -2V (620) or -10V (630) is applied to the gate electrode 160, current flowing between the source and the drain is 250 times larger than that when the bias is not applied to the gate electrode 160 (610). This is because " when the negative bias of -2V or -10V is applied to the surface of the Vθ2 thin film to induce holes within the quantum well to the surface of the VO2 thin film, a conductive path is formed between the source and the drain. A method of manufacturing the field effect transistor according to the present invention will be explained with reference to FIGS. 3 and 4.
First, the VO2 thin film 120 is formed on the single crystal sapphire substrate 110 to have a thickness of about 700-1 OOOA. A photoresist layer (not shown) is coated on the VO2 thin film 120 using a spin-coater, and the VO2 thin film 120 is patterned through a photolithography process using a Cr-mask and an etching process. A radio frequency (RF)-ion milling process can be used as the etching process. The VO2 thin film 120 is patterned to have a square area of several μm2.
Next, an Au/Cr layer is formed on the surface of the single crystal sapphire substrate 110, from which some portions of the VO2 thin film are removed, and the square VO2 thin film 120 to have a thickness of about 200nm. The first Au/Cr electrode 130 and the second Au/Cr electrode 140 are formed to cover some portions at right and left sides of the VO2 thin film 120 through a general lift-off process. When some portions of the Au/Cr layer are removed through the lift-off process, care should be taken so as for a channel to have a length of 3μm and a width of 50μm. The channel length and width can vary, if necessary.
Next, the gate insulating layer 150 is formed on the exposed surfaces of the single crystal sapphire substrate 110, the first Au/Cr electrode 130, the second Au/Cr electrode 140, and the VO2 thin film 120. Next, the gate insulating layer
150 is patterned to prominently show pads of the first electrode 130 and the second electrode 140. The third Au/Cr electrode 160 is formed as a gate electrode on the gate insulating layer 150. The third Au/Cr electrode 160 is formed in the same manner as the first and second Au/Cr electrodes 130 and 140. As described above, a field effect transistor according to the present invention uses an insulator-semiconductor transition material thin film as a channel material, in contrast to the conventional art which employs a pn-junction semiconductor structure. Therefore, the field effect transistor of the present invention has an advantage in that it does not suffer problems caused due to a short channel effect, and accordingly, can improve the degree of integration thereof and a switching speed. The field effect transistor has another advantage in that it can provide an insulation state or a conductive state according to whether a negative voltage is applied to a gate electrode in a state where a relatively low bias is applied between a drain and a source. In particular, current flowing in the conductive state can be about 250 times more than that flowing in the insulation - state.
While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims

What is claimed is:
1. A field effect transistor comprising: an insulator-semiconductor transition material layer which selectively provides a first state in which charged holes are not introduced to a surface of the insulator-semiconductor transition material layer when a gate field is not applied and a second state in which a large number of charged holes are introduced to the surface of the insulator-semiconductor transition material layer when a negative field is applied to form a conductive channel; a gate insulating layer formed on the insulator-semiconductor transition material layer; a gate electrode formed on the gate insulating layer for applying a negative field of a predetermined intensity to the insulator-semiconductor transition material layer; and a source electrode and a drain electrode facing each other at both sides of the insulator-semiconductor transition material layer to move charge carriers through the conductive channel while the insulator-semiconductor material layer is. in the second state.
2. The field effect transistor of claim 1 , wherein the insulator- semiconductor transition material layer is disposed on a silicon substrate, a silicon- on-insulator substrate, or a sapphire substrate.
3. The field effect transistor of claim 1 , wherein the insulator- semiconductor transition material layer is a vanadium dioxide (VO2), V2O3, V2O5 thin films.
4. The field effect transistor of claim 1, wherein the insulator- semiconductor transition material layer is an alkali-tetracyanoquinodimethane thin film which is selected from the group consisting of Na-TCNQ, K-TCNQ, Rb-TCNQ, and Cs-TCNQ.
5. The field effect transistor of claim 1 , wherein the gate insulating layer is a dielectric layer selected from the group consisting of Ba0.5Sr0.5TiO3, Pb-i- xZrxTiO3 (O≤x≤O.5), Ta2O3, Si3N4, and SiO2.
6. The field effect transistor of claim 1 , wherein the source electrode, the drain electrode, and the gate electrode are gold/chromium electrodes.
7. A method of manufacturing a field effect transistor, comprising: forming an insulator-semiconductor transition material layer on a substrate to selectively provide a first state in which holes are not introduced to a surface of the insulator-semiconductor transition material layer when a field is not applied and a second state in which a large number of holes are introduced to the surface of the insulator-semiconductor transition material layer when a negative field is applied to form a conductive channel; forming a source electrode and a drain electrode to cover some portions at both sides of the insulator-semiconductor transition material layer; forming an insulating layer on the substrate, the source electrode, the drain electrode, and the insulator-semiconductor transition material layer; and forming a gate electrode on the insulating layer.
8. The method of claim 7, wherein the insulator-semiconductor transition material layer is a vanadium dioxide thin film.
9. The method of claim 7, wherein the insulator-semiconductor transition material layer is an alkali-tetracyanoquinodimethane thin film which is selected from the group consisting of Na-TCNQ, K-TCNQ, Rb-TCNQ, and Cs- TCNQ.
10. The method of claim 7, further comprising patterning the insulator- semiconductor transition material layer to have an area from several tens of nm2 to several μm2.
11. The method of claim 10, wherein the patterning is performed using a photolithography process and a radio frequency-ion milling process.
12. The method of claim 7, wherein the source electrode, the drain electrode, and the gate electrode are formed using a lift-off process.
PCT/KR2003/002893 2003-05-20 2003-12-30 Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same WO2004105139A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP03781053A EP1625625A4 (en) 2003-05-20 2003-12-30 Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same
AU2003288774A AU2003288774A1 (en) 2003-05-20 2003-12-30 Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same
JP2004572160A JP2006526273A (en) 2003-05-20 2003-12-30 Field effect transistor using insulator-semiconductor phase change material film as channel material and method of manufacturing the same
US10/557,552 US20060231872A1 (en) 2003-05-20 2003-12-30 Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2003-0031903A KR100503421B1 (en) 2003-05-20 2003-05-20 Field effect transistor using insulator-semiconductor transition material layer as channel
KR10-2003-0031903 2003-05-20

Publications (1)

Publication Number Publication Date
WO2004105139A1 true WO2004105139A1 (en) 2004-12-02

Family

ID=36648973

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2003/002893 WO2004105139A1 (en) 2003-05-20 2003-12-30 Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same

Country Status (8)

Country Link
US (1) US20060231872A1 (en)
EP (1) EP1625625A4 (en)
JP (1) JP2006526273A (en)
KR (1) KR100503421B1 (en)
CN (1) CN100474617C (en)
AU (1) AU2003288774A1 (en)
TW (1) TWI236146B (en)
WO (1) WO2004105139A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006319342A (en) * 2005-05-12 2006-11-24 Samsung Electronics Co Ltd Transistor using metal-insulator transition material, and method of manufacturing the same
JP2007000991A (en) * 2005-06-27 2007-01-11 National Institute Of Information & Communication Technology Nonconductive nanowire and method for manufacturing the same
WO2008111756A1 (en) * 2007-03-12 2008-09-18 Electronics And Telecommunications Research Institute Oscillation circuit including mit device and method of adjusting oscillation frequency of the oscillation circuit
JP2012069946A (en) * 2011-09-20 2012-04-05 National Institute Of Information & Communication Technology Non-conductive nanowire and manufacturing method therefor
US10269563B2 (en) 2010-09-03 2019-04-23 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100640001B1 (en) * 2005-02-21 2006-11-01 한국전자통신연구원 Circuit for protecting electrical and electronic system using abrupt MIT device and electrical and electronic system comprising of the same circuit
KR100714125B1 (en) 2005-03-18 2007-05-02 한국전자통신연구원 Circuit for preventing low voltage noise adapting abrupt MIT device and electrical and electronic system comprising the same the circuit
KR100723872B1 (en) * 2005-06-30 2007-05-31 한국전자통신연구원 Memory device using abruptly metal-insulator transition and method of operating the same
KR100859717B1 (en) 2007-05-07 2008-09-23 한국전자통신연구원 Three terminal metal-insulator transition(mit) switch, switching system using the same switch, and method of controlling mit of the same switch
JP2010219207A (en) * 2009-03-16 2010-09-30 Sony Corp Method for forming functional element using metal-to-insulator transition material, functional element formed thereby, method for producing functional device, and functional device produced thereby
JP5299105B2 (en) * 2009-06-16 2013-09-25 ソニー株式会社 Vanadium dioxide nanowire and method for producing the same, and nanowire device using vanadium dioxide nanowire
US9182526B2 (en) 2011-08-10 2015-11-10 University Of Central Florida Tunable optical diffraction grating apparatus and related methods
KR102195495B1 (en) * 2017-09-07 2020-12-28 경북대학교 산학협력단 Channel of electronic device for controlling heat transport and electronic device for controlling heat transport including the channel
CN109285948A (en) * 2018-11-27 2019-01-29 哈尔滨理工大学 A kind of organic transistor with lateral high-order structures
CN109560141B (en) * 2018-12-13 2020-09-25 合肥鑫晟光电科技有限公司 Thin film transistor, light emitting device and method of manufacturing the same
CN110518072B (en) * 2019-08-29 2023-04-07 合肥鑫晟光电科技有限公司 Thin film transistor, preparation method thereof and display device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1056177A (en) * 1996-05-22 1998-02-24 Internatl Business Mach Corp <Ibm> Mott transition molecular field-effect transistor
US6121642A (en) * 1998-07-20 2000-09-19 International Business Machines Corporation Junction mott transition field effect transistor (JMTFET) and switch for logic and memory applications
US6274916B1 (en) * 1999-11-19 2001-08-14 International Business Machines Corporation Ultrafast nanoscale field effect transistor
US20030020114A1 (en) * 2001-07-25 2003-01-30 Motorola, Inc. Metal-insulator-transition field-effect transistor utilizing a compliant substrate and method for fabricating same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06151872A (en) * 1992-11-09 1994-05-31 Mitsubishi Kasei Corp Fet device
JP4392057B2 (en) * 1994-05-16 2009-12-24 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Semiconductor device having organic semiconductor material
TW382819B (en) * 1997-10-01 2000-02-21 Ibm Nanoscale mott-transition molecular field effect transistor
GB2362262A (en) * 2000-05-11 2001-11-14 Ibm Thin film transistor (TFT) with conductive channel which may be p-type or n-type in response to a gate voltage
DE10023871C1 (en) * 2000-05-16 2001-09-27 Infineon Technologies Ag Field effect transistor comprises an electrically non-conducting substrate, a channel region between source and drain regions, and a gate region for controlling the channel region
EP1291932A3 (en) * 2001-09-05 2006-10-18 Konica Corporation Organic thin-film semiconductor element and manufacturing method for the same
KR100433623B1 (en) * 2001-09-17 2004-05-31 한국전자통신연구원 Field effect transistor using sharp metal-insulator transition

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1056177A (en) * 1996-05-22 1998-02-24 Internatl Business Mach Corp <Ibm> Mott transition molecular field-effect transistor
US6121642A (en) * 1998-07-20 2000-09-19 International Business Machines Corporation Junction mott transition field effect transistor (JMTFET) and switch for logic and memory applications
US6274916B1 (en) * 1999-11-19 2001-08-14 International Business Machines Corporation Ultrafast nanoscale field effect transistor
US20030020114A1 (en) * 2001-07-25 2003-01-30 Motorola, Inc. Metal-insulator-transition field-effect transistor utilizing a compliant substrate and method for fabricating same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006319342A (en) * 2005-05-12 2006-11-24 Samsung Electronics Co Ltd Transistor using metal-insulator transition material, and method of manufacturing the same
JP2007000991A (en) * 2005-06-27 2007-01-11 National Institute Of Information & Communication Technology Nonconductive nanowire and method for manufacturing the same
WO2008111756A1 (en) * 2007-03-12 2008-09-18 Electronics And Telecommunications Research Institute Oscillation circuit including mit device and method of adjusting oscillation frequency of the oscillation circuit
US8031022B2 (en) 2007-03-12 2011-10-04 Electronics And Telecommunications Research Institute Oscillation circuit including MIT device and method of adjusting oscillation frequency of the oscillation circuit
US10269563B2 (en) 2010-09-03 2019-04-23 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2012069946A (en) * 2011-09-20 2012-04-05 National Institute Of Information & Communication Technology Non-conductive nanowire and manufacturing method therefor

Also Published As

Publication number Publication date
EP1625625A1 (en) 2006-02-15
TW200522351A (en) 2005-07-01
KR20040099797A (en) 2004-12-02
CN100474617C (en) 2009-04-01
EP1625625A4 (en) 2009-08-12
CN1771607A (en) 2006-05-10
TWI236146B (en) 2005-07-11
AU2003288774A1 (en) 2004-12-13
JP2006526273A (en) 2006-11-16
KR100503421B1 (en) 2005-07-22
US20060231872A1 (en) 2006-10-19

Similar Documents

Publication Publication Date Title
US20060231872A1 (en) Field effect transistor using insulator-semiconductor transition material layer as channel material and method of manufacturing the same
US7408217B2 (en) Metal-insulator transition switching transistor and method for manufacturing the same
Klauk et al. High-mobility polymer gate dielectric pentacene thin film transistors
KR100467330B1 (en) Field effect transistor using Vanadium dioxide layer as channel material
KR100695150B1 (en) Transistor using property of metal-insulator transforming layer and methods of manufacturing for the same
US6847048B2 (en) Organic thin film transistor (OTFT)
TWI416734B (en) System and method for manufacturing a thin-film device
KR20020088356A (en) Organic semiconductor devices with short channels
KR100477394B1 (en) Thin-film field-effect transistor with organic-inorganic hybrid semiconductor requiring low operating voltages
WO2006006369A1 (en) Semiconductor device
US20070181871A1 (en) Organic thin film transistor using ultra-thin metal oxide as gate dielectric and fabrication method thereof
KR20040078548A (en) The organic semiconductor field effect transistor having protection layer and manufacturing method thereof
KR100601995B1 (en) Transistor using property of matter transforming layer and methods of operating and manufacturing the same
US20090117686A1 (en) Method of fabricating organic semiconductor device
US7648852B2 (en) Low-voltage organic thin film transistor and fabrication method thereof
Schön et al. Nanoscale organic transistors based on self-assembled monolayers
JP4926378B2 (en) Display device and manufacturing method thereof
JPH09246536A (en) Semiconductor element
US7115898B2 (en) Organic semiconductor device, RF modulation circuit, and IC card
Takeya et al. Gate dielectric materials for high-mobility organic transistors of molecular semiconductor crystals
Klauk et al. Low-voltage flexible organic circuits with molecular gate dielectrics
Pannemannn et al. Organic Field-Effect-Transistors with Pentacene for radio-controlled-price-tag applications
JP2000150863A (en) High-speed element
JP2008294061A (en) Organic thin-film transistor

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2003781053

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2006231872

Country of ref document: US

Ref document number: 10557552

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 20038B03096

Country of ref document: CN

Ref document number: 2004572160

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2003781053

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 10557552

Country of ref document: US