WO2004102959A1 - Camera having configuration register - Google Patents

Camera having configuration register Download PDF

Info

Publication number
WO2004102959A1
WO2004102959A1 PCT/US2004/012299 US2004012299W WO2004102959A1 WO 2004102959 A1 WO2004102959 A1 WO 2004102959A1 US 2004012299 W US2004012299 W US 2004012299W WO 2004102959 A1 WO2004102959 A1 WO 2004102959A1
Authority
WO
WIPO (PCT)
Prior art keywords
image
data
digital
header
registers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2004/012299
Other languages
French (fr)
Inventor
Steven Mark Bryant
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Eastman Kodak Co
Original Assignee
Eastman Kodak Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Eastman Kodak Co filed Critical Eastman Kodak Co
Publication of WO2004102959A1 publication Critical patent/WO2004102959A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/60Control of cameras or camera modules
    • H04N23/665Control of cameras or camera modules involving internal camera communication with the image sensor, e.g. synchronising or multiplexing SSIS control signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/76Addressed sensors, e.g. MOS or CMOS sensors
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N2201/00Indexing scheme relating to scanning, transmission or reproduction of documents or the like, and to details thereof
    • H04N2201/32Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device
    • H04N2201/3201Display, printing, storage or transmission of additional information, e.g. ID code, date and time or title
    • H04N2201/3225Display, printing, storage or transmission of additional information, e.g. ID code, date and time or title of data relating to an image, a page or a document
    • H04N2201/3252Image capture parameters, e.g. resolution, illumination conditions, orientation of the image capture device

Definitions

  • the invention relates generally to the field of CMOS sensors and, more particularly, such CMOS sensors having additional header information included with the image data for identifying captured frame characteristics, such as width, height, strobe, exposure and the like.
  • Digital cameras include image sensors having photosensitive areas for capturing the incident light that forms an electronic representation of an image therein. he image data is passed to a processor for subsequent processing and eventually storage in a memory device. Often, the camera includes different modes of operation; for example, different resolutions, strobe settings and the like. It is desirable for the processor to know what the particular settings are for an image.
  • CMOS sensor comprising (a) a plurality of pixels for capturing image pixel data; (b) an analog to digital conversion mechanism for converting pixel data; (c) one or more first control registers for storing configuration information used for controlling sensor operation; (d) digital data control bus interface for transporting modified configuration information; (e) a digital image data bus interface for sending image header data and image pixel data, wherein the image header data is formed from one or more of the first control registers that contain settings that were used in capturing the image pixel data; and (f) digital circuitry that coordinates with the one or more control registers synchronization between configuration information in the control registers, image pixel data and image header data.
  • the present invention has the advantage of allowing a programmable processor to modify the register settings of the digital imager and to synchronize the resulting image data for which the registers take effect.
  • Fig. 1 is a block diagram of the image sensor of the present invention.
  • Fig. 2 is a digital camera for illustrating a typical commercial embodiment for the image sensor of Fig. 1.
  • An image sensor (digital imager) 10 includes a plurality of pixels 20 for receiving incident light which forms an electronic representation of an image and a plurality of pixel value holding sites (not shown) respectively beside each pixel where each pixel value can be held until read out by control circuitry. This permits pixel values corresponding to one image frame capture to be read out while the next image is being formed.
  • An analog-to-digital converter 30 converts the data from the pixels into digital data.
  • a plurality of control registers 40 receives data from a plurality of shadow registers 50, and a plurality of output registers 60 receives data from a plurality of control registers 40; only one of each register 40, 50 and 60 is shown for simplicity.
  • a processor 70 both receives image data from the image sensor 10 via the header and image data bus 80 and separately sends control information to the image sensor 10 via the digital data control bus 90.
  • the image sensor 10 preferably a CMOS sensor
  • the image sensor 10 has a control register 40 that is set to a number that corresponds to the length of the exposure.
  • the processor 70 and image sensor 10 have been operating at some predetermined setting and now the processor 70 determines that the exposure setting is to be changed.
  • the processor 70 writes the new exposure setting via the digital data control bus 90 into the digital imager shadow control register 50 for the desired exposure control.
  • the change to the exposure setting must be kept in the shadow register 50 until the digital imager 10 is ready to accept the new setting at which point the exposure setting is transferred to the control register 40 where it will take effect.
  • the control registers 40 are transferred to the output registers 60, where they are used as the header portion of the image data and the image pixel values are transferred to the pixel holding sites where they are sequentially read and passed to the analog-to-digital circuitry 30 and digitized and used as the image pixel data portion sent to the processor 70.
  • the shadow registers 50 are transferred to the control registers 40 where they take effect immediately for the next frame capture sequence. It is noted that this above-referenced transfer does not necessarily erase the values of the shadow register 50 as the shadow registers 50 maintain their values until modified via the digital data control bus 90.
  • the shadow registers 50 are shifted into the control registers 40 where they take effect for the next frame capture.
  • the previous control registers' settings are shifted into the output registers 60.
  • the control registers 40 will contain the values of the settings to be used for the next frame capture, and the output registers 60 will contain the previous control values that were used for the prior image to be sent onto the image data bus 80.
  • each frame of digital image data produced by the digital imager 10 consists of a header portion of data and image pixel portion of data.
  • the processor 70 reads the header portion of the frame of data and determines from the header if this frame of data is the desired frame. If not, the processor 70 waits for the next complete frame of imager data, reads the header and repeating until the desired frame is detected.
  • the imager registers have been programmed to produce a sequence of low-resolution images for the preview mode of the digital camera. In this mode the sequence of images captured are displayed on a display device on the back of a digital camera.
  • the user uses this display to determine when the subject to be captured is to their liking, at which point the user presses the shutter button on the digital camera to initiate the capture of an image.
  • the imager mode needs to be changed so that it produces and outputs high-resolution images instead of the low- resolution images that were being produced.
  • the processor 70 sends the new information to the imager shadow registers 50 to have the imager capture and output a full resolution image.
  • this instruction is sent to the imager 10 it is difficult for the processor 70 to know exactly how many images will be received before the setting takes effect.
  • the processor 70 By reading the header portion of each frame of data from the digital imager 10, it is easy for the processor 70 to determine the exact frame at which the data changes from low resolution to high resolution. The processor 70 then uses the high-resolution data to form the captured image without any risk of incorrectly converting a low- resolution image.
  • header information could alternatively include individually or in combination height, width of the image data and/or strobe setting as those skilled in the art will be able to implement from the above description.
  • FIG. 2 there is shown a digital camera 100 for illustrating a typical commercial embodiment for the image sensor 10 and processor 70 of Fig. 1.
  • a digital camera 100 is well known in the art and will not be discussed in detail herein.
  • image sensor digital imager pixels analog-to-digital converter control registers shadow registers output registers processor image data bus digital data control bus digital camera

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Studio Devices (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)

Abstract

A CMOS sensor includes a plurality of pixels for capturing image pixel data; an analog-to-digital conversion mechanism for converting pixel data; one or more first control registers for storing configuration information used for controlling sensor operation; digital data control bus interface for transporting modified configuration information; a digital image data bus interface for sending image header data and image pixel data, wherein the image header data is formed from one or more of the first control registers that contain settings that were used in capturing the image pixel data; and digital circuitry that coordinates with the one or more control registers synchronization between configuration information in the control registers, image pixel data and image header data.

Description

CAMERA HAVING CONFIGURATION REGISTER
FIELD OF THE INVENTION
The invention relates generally to the field of CMOS sensors and, more particularly, such CMOS sensors having additional header information included with the image data for identifying captured frame characteristics, such as width, height, strobe, exposure and the like.
BACKGROUND OF THE INVENTION Digital cameras include image sensors having photosensitive areas for capturing the incident light that forms an electronic representation of an image therein. he image data is passed to a processor for subsequent processing and eventually storage in a memory device. Often, the camera includes different modes of operation; for example, different resolutions, strobe settings and the like. It is desirable for the processor to know what the particular settings are for an image.
Consequently, a need exists for a camera that matches the image and particular setting.
SUMMARY OF THE INVENTION
The present invention is directed to overcoming one or more of the problems set forth above. Briefly summarized, according to one aspect of the present invention, the invention resides in a CMOS sensor comprising (a) a plurality of pixels for capturing image pixel data; (b) an analog to digital conversion mechanism for converting pixel data; (c) one or more first control registers for storing configuration information used for controlling sensor operation; (d) digital data control bus interface for transporting modified configuration information; (e) a digital image data bus interface for sending image header data and image pixel data, wherein the image header data is formed from one or more of the first control registers that contain settings that were used in capturing the image pixel data; and (f) digital circuitry that coordinates with the one or more control registers synchronization between configuration information in the control registers, image pixel data and image header data.
These and other aspects, objects, features and advantages of the present invention will be more clearly understood and appreciated from a review of the following detailed description of the preferred embodiments and appended claims, and by reference to the accompanying drawings.
Advantageous Effect Of The Invention
The present invention has the advantage of allowing a programmable processor to modify the register settings of the digital imager and to synchronize the resulting image data for which the registers take effect.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a block diagram of the image sensor of the present invention; and
Fig. 2 is a digital camera for illustrating a typical commercial embodiment for the image sensor of Fig. 1.
DETAILED DESCRIPTION OF THE INVENTION Referring to Fig. 1, there is shown a diagram of the present invention. An image sensor (digital imager) 10 includes a plurality of pixels 20 for receiving incident light which forms an electronic representation of an image and a plurality of pixel value holding sites (not shown) respectively beside each pixel where each pixel value can be held until read out by control circuitry. This permits pixel values corresponding to one image frame capture to be read out while the next image is being formed. An analog-to-digital converter 30 converts the data from the pixels into digital data. A plurality of control registers 40 receives data from a plurality of shadow registers 50, and a plurality of output registers 60 receives data from a plurality of control registers 40; only one of each register 40, 50 and 60 is shown for simplicity. A processor 70 both receives image data from the image sensor 10 via the header and image data bus 80 and separately sends control information to the image sensor 10 via the digital data control bus 90.
Still referring to Fig. 1, a typical operation of the image sensor 10 will now be disclosed hereinbelow. Typically, the image sensor 10, preferably a CMOS sensor, has a control register 40 that is set to a number that corresponds to the length of the exposure. Typically, the processor 70 and image sensor 10 have been operating at some predetermined setting and now the processor 70 determines that the exposure setting is to be changed. First, the processor 70 writes the new exposure setting via the digital data control bus 90 into the digital imager shadow control register 50 for the desired exposure control.
Since the request to modify the exposure setting coming from the processor 70 is asynchronous with respect to the operation of the digital imager 10, the change to the exposure setting must be kept in the shadow register 50 until the digital imager 10 is ready to accept the new setting at which point the exposure setting is transferred to the control register 40 where it will take effect. At the end of a frame capture of the current image, the control registers 40 are transferred to the output registers 60, where they are used as the header portion of the image data and the image pixel values are transferred to the pixel holding sites where they are sequentially read and passed to the analog-to-digital circuitry 30 and digitized and used as the image pixel data portion sent to the processor 70. Substantially simultaneously with this, the shadow registers 50 are transferred to the control registers 40 where they take effect immediately for the next frame capture sequence. It is noted that this above-referenced transfer does not necessarily erase the values of the shadow register 50 as the shadow registers 50 maintain their values until modified via the digital data control bus 90.
At the beginning of an image capture cycle, the shadow registers 50 are shifted into the control registers 40 where they take effect for the next frame capture. Concurrently with this shifting from the shadow registers 50 into the control registers 40, the previous control registers' settings are shifted into the output registers 60. At this point, the control registers 40 will contain the values of the settings to be used for the next frame capture, and the output registers 60 will contain the previous control values that were used for the prior image to be sent onto the image data bus 80.
Meanwhile the processor 70 is reading the continuous stream of digital image frame data being produced by the digital imager 10. Each frame of digital image data produced by the digital imager 10 consists of a header portion of data and image pixel portion of data. The processor 70 reads the header portion of the frame of data and determines from the header if this frame of data is the desired frame. If not, the processor 70 waits for the next complete frame of imager data, reads the header and repeating until the desired frame is detected. A very common situation exists where the imager registers have been programmed to produce a sequence of low-resolution images for the preview mode of the digital camera. In this mode the sequence of images captured are displayed on a display device on the back of a digital camera. The user uses this display to determine when the subject to be captured is to their liking, at which point the user presses the shutter button on the digital camera to initiate the capture of an image. To capture an image, the imager mode needs to be changed so that it produces and outputs high-resolution images instead of the low- resolution images that were being produced. When the user presses the shutter button, this event is detected by the processor 70 at which point the processor 70 sends the new information to the imager shadow registers 50 to have the imager capture and output a full resolution image. Depending on when this instruction is sent to the imager 10 it is difficult for the processor 70 to know exactly how many images will be received before the setting takes effect. By reading the header portion of each frame of data from the digital imager 10, it is easy for the processor 70 to determine the exact frame at which the data changes from low resolution to high resolution. The processor 70 then uses the high-resolution data to form the captured image without any risk of incorrectly converting a low- resolution image.
It is noted that the header information could alternatively include individually or in combination height, width of the image data and/or strobe setting as those skilled in the art will be able to implement from the above description.
Referring to Fig. 2, there is shown a digital camera 100 for illustrating a typical commercial embodiment for the image sensor 10 and processor 70 of Fig. 1. A digital camera 100 is well known in the art and will not be discussed in detail herein.
The invention has been described with reference to a preferred embodiment. However, it will be appreciated that variations and modifications can be effected by a person of ordinary skill in the art without departing from the scope of the invention.
PARTS LIST
image sensor (digital imager) pixels analog-to-digital converter control registers shadow registers output registers processor image data bus digital data control bus digital camera

Claims

CLAIMS:
1. A CMOS sensor comprising:
(a) a plurality of pixels for capturing image pixel data; (b) an analog-to-digital conversion mechanism for converting pixel data;
(c) one or more first control registers for storing configuration information used for controlling sensor operation;
(d) digital data control bus interface for transporting modified configuration information;
(e) a digital image data bus interface for sending image header data and image pixel data, wherein the image header data is formed from one or more of the first control registers that contain settings that were used in capturing the image pixel data; and (f) digital circuitry that coordinates with the one or more control registers synchronization between configuration information in the control registers, image pixel data and image header data.
2. The CMOS sensor as in claim 1, wherein the digital circuitry includes:
(g) one or more second control registers for holding pending sensor configuration values from an external source; and
(h) one or more output registers for holding the sensor control settings used for the image currently being output on the image data bus.
3. The CMOS sensor as in claim 2 further comprising:
(i) transfer mechanism for sending the shadow register values to the first control register values at the beginning of an image frame capture cycle; and (j) transfer mechanism for sending the first control register values to the output registers at the end of each image frame capture cycle.
4. The CMOS sensor as in claim 1, wherein the image header having the information describing characteristics of the image data includes individually or in combination height and/or width of the image data.
5. The CMOS sensor as in claim 1 , wherein the image header having the information describing characteristics of the image data includes a strobe setting.
6. The CMOS sensor as in claim 1, wherein the image header having the information describing characteristics of the image data includes individually or in combination height and/or width of the image data and strobe.
7. A digital capture device comprising:
(a) a CMOS sensor comprising: (i) a plurality of pixels for capturing image data;
(ii) an analog to digital conversion mechanism for converting pixel data;
(iii) one or more first registers for storing configuration information; (iv) digital data control bus interface for transporting modified configuration information;
(v) a digital image data bus for sending image data and an image header having information that describes characteristics of the image data; and (vi) digital circuitry that coordinates with the one or more control registers synchronization between configuration information in the control registers, image pixel data and image header data; and
(b) a processor for using the header information to synchronize operation of the digital capture device.
8. The digital capture device as in claim 7, wherein the header information is used to identify a proper frame for capture when switching from a different mode.
9. The digital capture device as in claim 7, wherein the header information is used to identify a proper frame for capture when a strobe setting from the processor is sent to the CMOS sensor.
10. The digital capture device as in claim 7, wherein the header information is used to identify a change in height and/or width of the image data to identify a proper frame for capture.
PCT/US2004/012299 2003-05-07 2004-04-21 Camera having configuration register Ceased WO2004102959A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/431,315 2003-05-07
US10/431,315 US20040223066A1 (en) 2003-05-07 2003-05-07 Camera having header data indicative of a camera funciton embedded with actual image data for synchronizing the camera function and image data

Publications (1)

Publication Number Publication Date
WO2004102959A1 true WO2004102959A1 (en) 2004-11-25

Family

ID=33416431

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/012299 Ceased WO2004102959A1 (en) 2003-05-07 2004-04-21 Camera having configuration register

Country Status (2)

Country Link
US (1) US20040223066A1 (en)
WO (1) WO2004102959A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10467890B2 (en) 2016-05-13 2019-11-05 Microsoft Technology Licensing, Llc Secured sensor interface

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9258579B1 (en) * 2011-06-30 2016-02-09 Sprint Communications Company L.P. Temporal shift of object resolution and optimization
KR20240136135A (en) * 2023-03-06 2024-09-13 삼성전자주식회사 Image sensor and operating method of image sensor

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1205789A2 (en) * 2000-09-09 2002-05-15 Basler Aktiengesellschaft Controlling means for an electronic device for the reception of electromagnetic waves, in particular light
US20020145669A1 (en) * 1997-01-31 2002-10-10 Masafumi Umeda Solid state image sensor and video system using the same
US20020154243A1 (en) * 2000-12-19 2002-10-24 Fife Keith Glen Compact digital camera system

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3237410A1 (en) * 1981-10-09 1983-04-28 Canon K.K., Tokyo IMAGE TRANSFER DEVICE
US4800431A (en) * 1984-03-19 1989-01-24 Schlumberger Systems And Services, Inc. Video stream processing frame buffer controller
JP3899497B2 (en) * 1997-10-24 2007-03-28 株式会社ニコン Electronic camera, electronic camera control method, and recording medium
US6665453B2 (en) * 1999-03-16 2003-12-16 Intel Corporation Multi-resolution support for video images
JP4067281B2 (en) * 2001-02-20 2008-03-26 三洋電機株式会社 Image processing method and image encoding apparatus and image decoding apparatus capable of using the method
US7110608B2 (en) * 2001-07-02 2006-09-19 Canon Kabushiki Kaisha Digital image compression

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020145669A1 (en) * 1997-01-31 2002-10-10 Masafumi Umeda Solid state image sensor and video system using the same
EP1205789A2 (en) * 2000-09-09 2002-05-15 Basler Aktiengesellschaft Controlling means for an electronic device for the reception of electromagnetic waves, in particular light
US20020154243A1 (en) * 2000-12-19 2002-10-24 Fife Keith Glen Compact digital camera system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10467890B2 (en) 2016-05-13 2019-11-05 Microsoft Technology Licensing, Llc Secured sensor interface

Also Published As

Publication number Publication date
US20040223066A1 (en) 2004-11-11

Similar Documents

Publication Publication Date Title
US6947082B2 (en) Image-taking apparatus and image-taking method
US6005613A (en) Multi-mode digital camera with computer interface using data packets combining image and mode data
US5926218A (en) Electronic camera with dual resolution sensors
US7355643B2 (en) Image pickup device
JP2001086395A (en) Imaging device
US7129978B1 (en) Method and architecture for an improved CMOS color image sensor
US7345774B2 (en) Apparatus and method for adapting image sensor aspect ratio to print aspect ratio in a digital image capture appliance
US7697037B2 (en) Image signal processing device and method
JP2000032329A (en) Method of transferring image information from a camera module to an electronic device such as a mobile station, camera module and mobile station
TW200935885A (en) Solid-state imaging device and imaging apparatus
US7193647B2 (en) Filtering still image data from a multimode stream
JP3937924B2 (en) Imaging apparatus and control method thereof
CN1933552B (en) Imaging device, solid-state imaging element, and image generation method
US20020074481A1 (en) Dual-mode CMOS integrated imager
US20040223066A1 (en) Camera having header data indicative of a camera funciton embedded with actual image data for synchronizing the camera function and image data
US20060244853A1 (en) Solid-state imaging device
US7148919B2 (en) Capturing a still image and video image during a single exposure period
JP4687116B2 (en) Camera device
US8319794B2 (en) Image display control apparatus, method for controlling the same, and program
JP3915306B2 (en) Imaging apparatus and mechanical shutter response delay measuring method of imaging apparatus
JP2001197346A (en) Electronic camera
CN100481873C (en) Driving controlling method for image sensing device, and imaging device
JP4687619B2 (en) Image processing apparatus, image processing method, and program
JPH08307761A (en) Digital type camera
JP4633211B2 (en) Electronic camera

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase