WO2004086603A1 - Frequency detector system with tri-state frequency control signal - Google Patents

Frequency detector system with tri-state frequency control signal Download PDF

Info

Publication number
WO2004086603A1
WO2004086603A1 PCT/IB2004/050307 IB2004050307W WO2004086603A1 WO 2004086603 A1 WO2004086603 A1 WO 2004086603A1 IB 2004050307 W IB2004050307 W IB 2004050307W WO 2004086603 A1 WO2004086603 A1 WO 2004086603A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
frequency
detector system
phase detector
generating
Prior art date
Application number
PCT/IB2004/050307
Other languages
French (fr)
Inventor
Mihai A. T. Sanduleanu
Gavril Arsinte
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Publication of WO2004086603A1 publication Critical patent/WO2004086603A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D13/00—Circuits for comparing the phase or frequency of two mutually-independent oscillations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Definitions

  • the invention relates to a frequency detector system comprising a phase detector system and comprising a frequency detector coupled to said phase detector system.
  • the invention also relates to a frequency detector for use in such a frequency detector system, and to a phase detector system for use in such a frequency detector system, and to a half-rate phase detector for use in such a frequency detector system, and to a method for frequency detection via phase detection, and to an apparatus comprising such a frequency detector system.
  • Said frequency detector system is for example used in clock extraction and data regeneration circuits of an open loop configuration or a closed loop configuration (like for example a Phase Locked Loop) and can be found in an apparatus like for example an optical receiver for controlling the frequency of a clock which needs to be synchronized with incoming data.
  • Phase and Frequency Detector IC for Clock Extraction up to 8 Gb/s, by Ansgar Pottbacker, Ulrich Langmann, Member, IEEE, and Hans-Ulrich Schreiber, IEEE Journal of Solid State Circuits, Vol. 27, No. 12, December 1992, which discloses a frequency detector system comprising a phase detector system (PD, QPD) and comprising a frequency detector (FD) coupled to said phase detector system (PD, QPD). Said frequency detector system generates frequency control signals (up/down) for increasing/decreasing clock frequencies.
  • the known system is disadvantageous, inter alia, due to, in a lock situation, still controlling the clock frequency by means of idling signals (up-down-up-down etc.). This is inefficient.
  • the frequency detector system comprises a phase detector system for, in response to at least one data signal, generating at least one first signal and at least one second signal, and comprises a frequency detector coupled to said phase detector system for, in response to said first signal and said second signal, generating at least one frequency control signal, with said frequency control signal being a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation.
  • the first (frequency controlling) loop for example comprising said frequency detector system will be either in a frequency lock situation or in frequency non-lock situation
  • the second (phase controlling) loop for example comprising a bang-bang phase detector will be either in a phase lock situation or a phase non-lock situation.
  • the first loop is coupled to a coarse- input of a controlled oscillator
  • the second loop is coupled to a fine- input of said controlled oscillator.
  • a first embodiment of the frequency detector system according to the invention is defined by claim 2.
  • the combining of the first signal and the second signal into said sampled signal on the one hand and said converting of said sampled signal into said tri-state frequency control signal on the other hand have been separated from each other to allow each one of them to be constructed efficiently and to perform efficiently.
  • a second embodiment of the frequency detector system according to the invention is defined by claim 3.
  • sampling stage By constructing said sampling stage through one latch, like for example (a part of) a D-flip-flop, a low cost, low complex, low power consuming and highly efficient sampling stage has been created.
  • a third embodiment of the frequency detector system according to the invention is defined by claim 4.
  • a fourth embodiment of the frequency detector system according to the invention is defined by claim 5.
  • phase detector system By providing said phase detector system with said first half-rate phase detector based upon two clock signals at 0 degrees and 90 degrees and with said second half-rate phase detector based upon two clock signals at 45 degrees and 135 degrees, an efficient phase detector system has been created. Compared to full-rate designs, half-rate phase detectors will offer about twice as much time for taking decisions.
  • a fifth embodiment of the frequency detector system according to the invention is defined by claim 6.
  • Embodiments of the frequency detector according to the invention and of the phase detector system according to the invention and of the half-rate phase detector according to the invention and of the method according to the invention and of the apparatus according to the invention correspond with the corresponding embodiments of the frequency detector system according to the invention.
  • the invention is based upon an insight, inter alia, that, in a lock situation, idling frequency control signals should be avoided, and is based upon a basic idea, inter alia, that these frequency control signals should be tri-state signals having two values for the non- lock situations and one value for the lock situation.
  • the invention solves the problem, inter alia, of providing a more efficient frequency detector system, and is advantageous, inter alia, in that the frequency detector system has an improved performance, whereby costs, complexity and power consumption are kept at the lowest level.
  • Fig. 1 illustrates in block diagram form a double loop clock extraction and data regeneration circuit comprising a frequency detector system according to the invention
  • Fig. 2 illustrates in block diagram form a frequency detector system according to the invention
  • Fig. 3 illustrates in block diagram form a frequency detector according to the invention
  • Fig. 4 illustrates in block diagram form a phase detector system according to the invention comprising two half-rate phase detectors according to the invention.
  • the double loop clock extraction and data regeneration circuit shown in Fig. 1 comprises a frequency detector system 1 according to the invention in a first frequency controlling loop further comprising a Charge Pump (CP) 2, a filter 3, and a summing device 4 of which an output is coupled to a coarse- input of a controlled oscillator 5.
  • a second phase controlling loop comprises a bang-bang phase detector 6, a Charge Pump (CP) 7, a filter 8 coupled to a fine input of said controlled oscillator 5, and a filter 9 coupled to said summing device 4.
  • Controlled oscillator 5 generates clock signals destined for frequency detector system 1 and for bang-bang phase detector 6, which both further receive one or more data signals.
  • the frequency detector system 1 according to the invention shown in Fig.
  • a frequency detector 10 comprising a sampling stage 20 and a converting stage 21 and comprises a phase detector system 11 comprising two half-rate phase detectors 30 and 31.
  • the respective half-rate phase detectors 30 and 31 receive one or more data signals and clock signals and generate the respective one or more Q-phase signals (first signals) and one or more I-phase signals (second signals). Both the Q-phase signals and the I-phase signals are supplied to sampling stage 20, which generates one or more sampled signals which are supplied to converting stage 21, which further receives the I-phase signals (second signals) and which generates one or more tri-state frequency control signals.
  • the frequency detector 10 according to the invention shown in Fig.
  • sampling stage 20 comprising a latch 22 receiving at its data-inputs (with the upper being the normal data-input and with the lower being the inverted data-input) the Q- phase signals (first signals) and receiving at its respective clock- inputs (with the left clock- input being the normal clock-input and with the right clock-input being the inverted clock- input) the I-phase signals (second signals) from a respective normal output and an inverted output of half-rate detector 31.
  • a first output (with the upper output being the normal output) of latch 22 is coupled to a control electrode of a first transistor 23, and a second output (with the lower output being the inverted output) of latch 22 is coupled to a control electrode of a second transistor 24.
  • a first main electrode of first transistor 23 forms a first output of frequency detector 10 and is coupled via a resistor 28 to a voltage supply
  • a first main electrode of second transistor 24 forms a second output of frequency detector 10 and is coupled via a resistor 29 to said voltage supply.
  • Second main electrodes of transistors 23 and 24 are coupled to each other and to a first main electrode of a first further transistor 25.
  • a first main electrode of a second further transistor 26 is coupled to said voltage supply.
  • Second main electrodes of further transistors 25 and 26 are coupled to each other and via a current source 27 to ground. Control electrodes of transistors 25 and 26 respectively receive the I-phase signals (second signals) from the inverted output and the normal output respectively of half- rate detector 31.
  • said frequency control signal present between said first main electrodes of transistors 23 and 24, is a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation.
  • the first frequency controlling loop will be either in a frequency lock situation or in frequency non-lock situation
  • the second phase controlling loop will be either in a phase lock situation or a phase non-lock situation.
  • Latch 22 operates in accordance with the following algorithm: In case of the I- phase signals (second signals) having a negative to positive transition, the frequency should remain unchanged (generate the value "zero"), in case of the I-phase signals (second signals) having a positive to negative transition with the Q-phase signals (first signals) being positive, the frequency is to be increased (generate the value "one"), and in case of the I-phase signals (second signals) having a positive to negative transition with the Q-phase signals (first signals) being negative, the frequency is to be decreased (generate the value "minus one").
  • the phase detector system 11 according to the invention shown in Fig. 4 comprises two half-rate phase detectors 30 and 31 according to the invention.
  • Half rate phase detector 30 comprises a latch 40 receiving at its data- inputs (with the upper being the normal data-input and with the lower being the inverted data-input) the data signals and receiving at its respective clock- inputs (with the left clock-input being the normal clock-input and with the right clock-input being the inverted clock-input) the clock signals at 00 degrees.
  • a normal output (the upper output) of latch 40 is coupled to a first normal input of a multiplexer 42, and an inverted output (the lower output) of latch 40 is coupled to a first inverted input of multiplexer 42.
  • Half rate phase detector 30 further comprises a latch 41 receiving at its data- inputs (with the upper being the normal data-input and with the lower being the inverted data-input) the data signals and receiving at its respective clock-inputs (with the left clock- input being the normal clock-input and with the right clock-input being the inverted clock- input) the clock signals at 00 degrees via, compared to latch 40, exchanged connections.
  • a normal output (the upper output) of latch 41 is coupled to a second normal input of multiplexer 42, and an inverted output (the lower output) of latch 41 is coupled to a second inverted input of multiplexer 42.
  • Multiplexer 42 receives at its control inputs (with the upper being the normal control-input and with the lower being the inverted control-input) said clock signals at 00 degrees via, compared to latch 40, exchanged connections.
  • Half-rate phase detector 30 further comprises latches 43 and 44 and a multiplexer 45, coupled to each other identically as described above, with latch 43 receiving the clock signals at 90 degrees and with latch 44 and multiplexer 45 receiving the clock signals at 90 degrees via exchanged connections.
  • Half rate phase detector 30 further comprises a latch 46 receiving at its data- inputs (with the upper being the normal data-input and with the lower being the inverted data-input) the output signals from the outputs of multiplexer 45 (with the upper output being the normal output and with the lower output being the inverted output) and receiving at its respective clock- inputs (with the left clock-input being the normal clock-input and with the right clock- input being the inverted clock-input) the output signals from the outputs of multiplexer 42 (with the upper output being the normal output and with the lower output being the inverted output).
  • a normal output (the upper output) of latch 46 is coupled to a first normal input of a multiplexer 48, and an inverted output (the lower output) of latch 46 is coupled to a first inverted input of multiplexer 48.
  • Half rate phase detector 30 further comprises a latch 47 receiving at its data- inputs (with the upper being the normal data-input and with the lower being the inverted data- input) the output signals from the outputs of multiplexer 45 via, compared to latch 46, exchanged connections, and receiving at its respective clock-inputs (with the left clock- input being the normal clock-input and with the right clock-input being the inverted clock-input) the output signals from the outputs of multiplexer 42 via, compared to latch 46, exchanged connections.
  • a normal output (the upper output) of latch 47 is coupled to a second normal input of multiplexer 48, and an inverted output (the lower output) of latch 47 is coupled to a second inverted input of multiplexer 48.
  • Multiplexer 48 receives at its control inputs (with the upper being the normal control-input and with the lower being the inverted control-input) said output signals from multiplexer 42 via, compared to latch 40, exchanged connections, and generates said Q-phase signals.
  • Half-rate phase detector 31 comprises latches 50, 51, 53, 54, 56, 57 and multiplexers 52, 55, 58, all coupled to each other identically as described for half-rate detector 30, with latch 50 receiving the clock signals at 45 degrees and with latch 51 and multiplexer 52 receiving the clock signals at 45 degrees via exchanged connections, and with latch 53 receiving the clock signals at 135 degrees and with latch 54 and multiplexer 55 receiving the clock signals at 135 degrees via exchanged connections, and with multiplexer 58 generating the I-phase signals.
  • the frequency detector 10 shown in Fig. 3 and the phase detector system 11 shown in Fig. 4 have double connections and double transistors to fulfil the so-called balanced situation. But the invention is not limited to this balanced situation and can be used in the so-called unbalanced situation as well, with single connections and single transistors.
  • Said latches are for example (parts of) double edged D-fiip-flops, but other kinds of latches are not to be excluded.
  • the invention is based upon an insight, inter alia, that, in a lock situation, idling frequency control signals should be avoided, and is based upon a basic idea, inter alia, that these frequency control signals should be tri-state signals having two values for the non- lock situations and one value for the lock situation.
  • the invention solves the problem, inter alia, of providing a more efficient frequency detector system, and is advantageous, inter alia, in that the frequency detector system has an improved performance, whereby costs, complexity and power consumption are kept at the lowest level.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

Frequency detector systems (1) comprise phase detector systems (11) for, in response to data signals, generating Q-phase signals and I-phase signals, and comprise frequency detectors (10) for, in response to Q-phase signals and I-phase signals, generating frequency control signals. To avoid idling frequency control signals (insight), tri-state frequency control signals are generated comprising a first or second value in a non-lock situation and comprising a third value in a lock situation (basic idea). This improves the efficiency and the performance of the frequency detector system (1). Said frequency detector (10) comprises a sampling stage (20) like a latch (22) and a converting stage (21) comprising transistors (23,24,25,26). Said phase detector system (11) comprises two half-rate phase detectors (30,3 1) each comprising three circuits each comprising two latches (40,41,43,44,46,47) and a multiplexer (42,45,48).

Description

Frequency detector system with tri-state frequency control signal
The invention relates to a frequency detector system comprising a phase detector system and comprising a frequency detector coupled to said phase detector system.
The invention also relates to a frequency detector for use in such a frequency detector system, and to a phase detector system for use in such a frequency detector system, and to a half-rate phase detector for use in such a frequency detector system, and to a method for frequency detection via phase detection, and to an apparatus comprising such a frequency detector system.
Said frequency detector system is for example used in clock extraction and data regeneration circuits of an open loop configuration or a closed loop configuration (like for example a Phase Locked Loop) and can be found in an apparatus like for example an optical receiver for controlling the frequency of a clock which needs to be synchronized with incoming data.
A prior art frequency detector system is known from the article "A Si Bipolar
Phase and Frequency Detector IC for Clock Extraction up to 8 Gb/s, by Ansgar Pottbacker, Ulrich Langmann, Member, IEEE, and Hans-Ulrich Schreiber, IEEE Journal of Solid State Circuits, Vol. 27, No. 12, December 1992, which discloses a frequency detector system comprising a phase detector system (PD, QPD) and comprising a frequency detector (FD) coupled to said phase detector system (PD, QPD). Said frequency detector system generates frequency control signals (up/down) for increasing/decreasing clock frequencies.
The known system is disadvantageous, inter alia, due to, in a lock situation, still controlling the clock frequency by means of idling signals (up-down-up-down etc.). This is inefficient.
It is an object of the invention, inter alia, of providing a frequency detector system which is more efficient. Further objects of the invention, inter alia, are providing a frequency detector for use in such a more efficient frequency detector system, and a phase detector system for use in such a more efficient frequency detector system, and a half-rate phase detector for use in such a more efficient frequency detector system, and a method for more efficient frequency detection via phase detection, and an apparatus comprising such a more efficient frequency detector system.
The frequency detector system according to the invention comprises a phase detector system for, in response to at least one data signal, generating at least one first signal and at least one second signal, and comprises a frequency detector coupled to said phase detector system for, in response to said first signal and said second signal, generating at least one frequency control signal, with said frequency control signal being a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation.
By introducing a tri-state frequency signal having a first value like for example the value "one" indicating the clock frequency needing to be increased (first non- lock situation) and having a second value like for example the value "minus one" indicating the clock frequency needing to be decreased (second non-lock situation) and having a third value like for example the value "zero" indicating the frequency needing to remain unchanged (lock situation), said idling signals are avoided, and the efficiency of the frequency detector system is increased, and the performance has been improved.
In a double loop clock extraction and data regeneration circuit, the first (frequency controlling) loop for example comprising said frequency detector system will be either in a frequency lock situation or in frequency non-lock situation, and the second (phase controlling) loop for example comprising a bang-bang phase detector will be either in a phase lock situation or a phase non-lock situation. The first loop is coupled to a coarse- input of a controlled oscillator, and the second loop is coupled to a fine- input of said controlled oscillator. When using the frequency detector system according to the invention, the efficiency of the entire circuit will be increased, due to the controlled oscillator in the frequency lock situation no longer being controlled by the frequency detector system and being able to concentrate on the phase locking process.
A first embodiment of the frequency detector system according to the invention is defined by claim 2.
By introducing said sampling stage and said converting stage, the combining of the first signal and the second signal into said sampled signal on the one hand and said converting of said sampled signal into said tri-state frequency control signal on the other hand have been separated from each other to allow each one of them to be constructed efficiently and to perform efficiently.
A second embodiment of the frequency detector system according to the invention is defined by claim 3.
By constructing said sampling stage through one latch, like for example (a part of) a D-flip-flop, a low cost, low complex, low power consuming and highly efficient sampling stage has been created.
A third embodiment of the frequency detector system according to the invention is defined by claim 4.
By constructing said converting stage through one transistor (in an unbalanced situation) or two transistors (in case of a balanced situation) and through one further transistor (in an unbalanced situation) or two further transistors (in case of a balanced situation), a low cost, low complex, low power consuming and highly efficient converting stage has been created.
A fourth embodiment of the frequency detector system according to the invention is defined by claim 5.
By providing said phase detector system with said first half-rate phase detector based upon two clock signals at 0 degrees and 90 degrees and with said second half-rate phase detector based upon two clock signals at 45 degrees and 135 degrees, an efficient phase detector system has been created. Compared to full-rate designs, half-rate phase detectors will offer about twice as much time for taking decisions.
A fifth embodiment of the frequency detector system according to the invention is defined by claim 6. By providing each half-rate phase detector with three circuits each comprising two latches and a multiplexer, with said first half-rate phase detector receiving said first and second clock signals at 0 degrees and 90 degrees, and with said second half-rate phase detector receiving third and fourth clock signals at 45 degrees and 135 degrees, low cost, low complex, low power consuming and highly efficient phase detectors have been created. Especially the number of transistors necessary for creating 12 latches and 6 multiplexers via semiconductor technology is at a low level.
Embodiments of the frequency detector according to the invention and of the phase detector system according to the invention and of the half-rate phase detector according to the invention and of the method according to the invention and of the apparatus according to the invention correspond with the corresponding embodiments of the frequency detector system according to the invention.
The invention is based upon an insight, inter alia, that, in a lock situation, idling frequency control signals should be avoided, and is based upon a basic idea, inter alia, that these frequency control signals should be tri-state signals having two values for the non- lock situations and one value for the lock situation.
The invention solves the problem, inter alia, of providing a more efficient frequency detector system, and is advantageous, inter alia, in that the frequency detector system has an improved performance, whereby costs, complexity and power consumption are kept at the lowest level.
These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments(s) described hereinafter.
Fig. 1 illustrates in block diagram form a double loop clock extraction and data regeneration circuit comprising a frequency detector system according to the invention, Fig. 2 illustrates in block diagram form a frequency detector system according to the invention,
Fig. 3 illustrates in block diagram form a frequency detector according to the invention, and
Fig. 4 illustrates in block diagram form a phase detector system according to the invention comprising two half-rate phase detectors according to the invention.
The double loop clock extraction and data regeneration circuit shown in Fig. 1 comprises a frequency detector system 1 according to the invention in a first frequency controlling loop further comprising a Charge Pump (CP) 2, a filter 3, and a summing device 4 of which an output is coupled to a coarse- input of a controlled oscillator 5. A second phase controlling loop comprises a bang-bang phase detector 6, a Charge Pump (CP) 7, a filter 8 coupled to a fine input of said controlled oscillator 5, and a filter 9 coupled to said summing device 4. Controlled oscillator 5 generates clock signals destined for frequency detector system 1 and for bang-bang phase detector 6, which both further receive one or more data signals. The frequency detector system 1 according to the invention shown in Fig. 2 comprises a frequency detector 10 comprising a sampling stage 20 and a converting stage 21 and comprises a phase detector system 11 comprising two half-rate phase detectors 30 and 31. The respective half-rate phase detectors 30 and 31 receive one or more data signals and clock signals and generate the respective one or more Q-phase signals (first signals) and one or more I-phase signals (second signals). Both the Q-phase signals and the I-phase signals are supplied to sampling stage 20, which generates one or more sampled signals which are supplied to converting stage 21, which further receives the I-phase signals (second signals) and which generates one or more tri-state frequency control signals. The frequency detector 10 according to the invention shown in Fig. 3 comprises said sampling stage 20 comprising a latch 22 receiving at its data-inputs (with the upper being the normal data-input and with the lower being the inverted data-input) the Q- phase signals (first signals) and receiving at its respective clock- inputs (with the left clock- input being the normal clock-input and with the right clock-input being the inverted clock- input) the I-phase signals (second signals) from a respective normal output and an inverted output of half-rate detector 31. A first output (with the upper output being the normal output) of latch 22 is coupled to a control electrode of a first transistor 23, and a second output (with the lower output being the inverted output) of latch 22 is coupled to a control electrode of a second transistor 24. A first main electrode of first transistor 23 forms a first output of frequency detector 10 and is coupled via a resistor 28 to a voltage supply, and a first main electrode of second transistor 24 forms a second output of frequency detector 10 and is coupled via a resistor 29 to said voltage supply. Second main electrodes of transistors 23 and 24 are coupled to each other and to a first main electrode of a first further transistor 25. A first main electrode of a second further transistor 26 is coupled to said voltage supply. Second main electrodes of further transistors 25 and 26 are coupled to each other and via a current source 27 to ground. Control electrodes of transistors 25 and 26 respectively receive the I-phase signals (second signals) from the inverted output and the normal output respectively of half- rate detector 31. As a result, said frequency control signal, present between said first main electrodes of transistors 23 and 24, is a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation. By introducing a tri-state frequency signal having a first value like for example the value "one" indicating the clock frequency needing to be increased (first non-lock situation) and having a second value like for example the value "minus one" indicating the clock frequency needing to be decreased (second non-lock situation) and having a third value like for example the value "zero" indicating the frequency needing to remain unchanged (lock situation), prior art idling signals are avoided, and the efficiency of the frequency detector system is increased, and the performance has been improved.
In the double loop clock extraction and data regeneration circuit shown in Fig. 1, the first frequency controlling loop will be either in a frequency lock situation or in frequency non-lock situation, and the second phase controlling loop will be either in a phase lock situation or a phase non-lock situation. When using the frequency detector system according to the invention, the efficiency of the entire circuit will be increased, due to the controlled oscillator in the frequency lock situation no longer being controlled by the frequency detector system and being able to concentrate on the phase locking process.
Latch 22 operates in accordance with the following algorithm: In case of the I- phase signals (second signals) having a negative to positive transition, the frequency should remain unchanged (generate the value "zero"), in case of the I-phase signals (second signals) having a positive to negative transition with the Q-phase signals (first signals) being positive, the frequency is to be increased (generate the value "one"), and in case of the I-phase signals (second signals) having a positive to negative transition with the Q-phase signals (first signals) being negative, the frequency is to be decreased (generate the value "minus one"). The phase detector system 11 according to the invention shown in Fig. 4 comprises two half-rate phase detectors 30 and 31 according to the invention. Half rate phase detector 30 comprises a latch 40 receiving at its data- inputs (with the upper being the normal data-input and with the lower being the inverted data-input) the data signals and receiving at its respective clock- inputs (with the left clock-input being the normal clock-input and with the right clock-input being the inverted clock-input) the clock signals at 00 degrees. A normal output (the upper output) of latch 40 is coupled to a first normal input of a multiplexer 42, and an inverted output (the lower output) of latch 40 is coupled to a first inverted input of multiplexer 42.
Half rate phase detector 30 further comprises a latch 41 receiving at its data- inputs (with the upper being the normal data-input and with the lower being the inverted data-input) the data signals and receiving at its respective clock-inputs (with the left clock- input being the normal clock-input and with the right clock-input being the inverted clock- input) the clock signals at 00 degrees via, compared to latch 40, exchanged connections. A normal output (the upper output) of latch 41 is coupled to a second normal input of multiplexer 42, and an inverted output (the lower output) of latch 41 is coupled to a second inverted input of multiplexer 42.
Multiplexer 42 receives at its control inputs (with the upper being the normal control-input and with the lower being the inverted control-input) said clock signals at 00 degrees via, compared to latch 40, exchanged connections.
Half-rate phase detector 30 further comprises latches 43 and 44 and a multiplexer 45, coupled to each other identically as described above, with latch 43 receiving the clock signals at 90 degrees and with latch 44 and multiplexer 45 receiving the clock signals at 90 degrees via exchanged connections. Half rate phase detector 30 further comprises a latch 46 receiving at its data- inputs (with the upper being the normal data-input and with the lower being the inverted data-input) the output signals from the outputs of multiplexer 45 (with the upper output being the normal output and with the lower output being the inverted output) and receiving at its respective clock- inputs (with the left clock-input being the normal clock-input and with the right clock- input being the inverted clock-input) the output signals from the outputs of multiplexer 42 (with the upper output being the normal output and with the lower output being the inverted output). A normal output (the upper output) of latch 46 is coupled to a first normal input of a multiplexer 48, and an inverted output (the lower output) of latch 46 is coupled to a first inverted input of multiplexer 48. Half rate phase detector 30 further comprises a latch 47 receiving at its data- inputs (with the upper being the normal data-input and with the lower being the inverted data- input) the output signals from the outputs of multiplexer 45 via, compared to latch 46, exchanged connections, and receiving at its respective clock-inputs (with the left clock- input being the normal clock-input and with the right clock-input being the inverted clock-input) the output signals from the outputs of multiplexer 42 via, compared to latch 46, exchanged connections. A normal output (the upper output) of latch 47 is coupled to a second normal input of multiplexer 48, and an inverted output (the lower output) of latch 47 is coupled to a second inverted input of multiplexer 48.
Multiplexer 48 receives at its control inputs (with the upper being the normal control-input and with the lower being the inverted control-input) said output signals from multiplexer 42 via, compared to latch 40, exchanged connections, and generates said Q-phase signals.
Half-rate phase detector 31 comprises latches 50, 51, 53, 54, 56, 57 and multiplexers 52, 55, 58, all coupled to each other identically as described for half-rate detector 30, with latch 50 receiving the clock signals at 45 degrees and with latch 51 and multiplexer 52 receiving the clock signals at 45 degrees via exchanged connections, and with latch 53 receiving the clock signals at 135 degrees and with latch 54 and multiplexer 55 receiving the clock signals at 135 degrees via exchanged connections, and with multiplexer 58 generating the I-phase signals.
The frequency detector 10 shown in Fig. 3 and the phase detector system 11 shown in Fig. 4 have double connections and double transistors to fulfil the so-called balanced situation. But the invention is not limited to this balanced situation and can be used in the so-called unbalanced situation as well, with single connections and single transistors. Said latches are for example (parts of) double edged D-fiip-flops, but other kinds of latches are not to be excluded.
The expression "for" in "for K" and "for L" does not exclude that other functions "for M" etc. are performed as well, simultaneously or not. The expressions "X coupled to Y" and "a coupling between X and Y" and "coupling/couples X and Y" etc. do not exclude that an element Z is in between X and Y. The expressions "P comprises Q" and "P comprising Q" etc. do not exclude that an element R is comprised/included as well.
It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. Use of the verb "comprise" and its conjugations does not exclude the presence of elements or steps other than those stated in a claim. The article "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.
The invention is based upon an insight, inter alia, that, in a lock situation, idling frequency control signals should be avoided, and is based upon a basic idea, inter alia, that these frequency control signals should be tri-state signals having two values for the non- lock situations and one value for the lock situation.
The invention solves the problem, inter alia, of providing a more efficient frequency detector system, and is advantageous, inter alia, in that the frequency detector system has an improved performance, whereby costs, complexity and power consumption are kept at the lowest level.

Claims

CLAIMS:
1. Frequency detector system (1) comprising a phase detector system (11) for, in response to at least one data signal, generating at least one first signal (Q) and at least one second signal (I), and comprising a frequency detector (10) coupled to said phase detector system (11) for, in response to said first signal (Q) and said second signal (I), generating at least one frequency control signal, wherein said frequency control signal is a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation.
2. Frequency detector system (1) according to claim 1, wherein said frequency detector (10) comprises a sampling stage (20) for, in response to said first signal (Q) and second signal (I), generating at least one sampled signal and a converting stage (21) for converting said sampled signal into said tri-state frequency control signal.
3. Frequency detector system (1) according to claim 2, wherein said sampling stage (20) comprises a latch (22) having at least one data- input for receiving said first signal
(Q) and at least one clock-input for receiving said second signal (I).
4. Frequency detector system (1) according to claim 3, wherein said converting stage (21) comprises at least one transistor (23) of which a control electrode is coupled to an output of said latch (22) and of which a first main electrode forms a tri-state output and of which a second main electrode is coupled to a first main electrode of at least one further transistor (25) of which a second main electrode is coupled to a current source (27) and of which a control electrode receives said second signal (I).
5. Frequency detector system (1) according to claim 1, wherein said phase detector system (11) comprises at least a first half- rate phase detector (30) for generating said first signal (Q) and comprising a second half-rate phase detector (31) for generating said second signal (I).
6. Frequency detector system (I) according to claim 5, wherein each half-rate phase detector (30) comprises three circuits each comprising two latches (40,41,43,44,46,47) and a multiplexer (42,45,48) of which inputs are coupled to outputs of said latches (40,41,43,44,46,47), with a first and a second of said three circuits receiving said data signal at the data-inputs of their latches (40,41,43,44) and with said first circuit receiving a first clock signal at the clock-inputs of its latches (40,41) and at a control-input of its multiplexer (42) and with said second circuit receiving a second clock signal at the clock-inputs of its latches (43,44) and at a control-input of its multiplexer (45), and with a third of said three circuits receiving at least one output signal from the multiplexer (42) of the first circuit as clock signal and receiving at least one output signal from the multiplexer (45) of the second circuit as data signal.
7. Frequency detector (10) for use in a frequency detector system (1) comprising a phase detector system (11) for, in response to at least one data signal, generating at least one first signal (Q) and at least one second signal (I), and comprising said frequency detector (10) coupled to said phase detector system (11) for, in response to said first signal (Q) and said second signal (I), generating at least one frequency control signal, wherein said frequency control signal is a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation.
8. Phase detector system (11) for use in a frequency detector system (1) comprising said phase detector system (11) for, in response to at least one data signal, generating at least one first signal (Q) and at least one second signal (I), and comprising a frequency detector (10) coupled to said phase detector system (11) for, in response to said first signal (Q) and said second signal (I), generating at least one frequency control signal, wherein said frequency control signal is a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation, with said phase detector system (11) comprising at least a first half-rate phase detector (30) for generating said first signal (Q) and comprising a second half-rate phase detector (31) for generating said second signal (I).
9. Half-rate phase detector (30) for use in a frequency detector system (1) comprising a phase detector system (11) for, in response to at least one data signal, generating at least one first signal (Q) and at least one second signal (I), and comprising a frequency detector (10) coupled to said phase detector system (11) for, in response to said first signal (Q) and said second signal (I), generating at least one frequency control signal, wherein said frequency control signal is a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation, with said phase detector system (11) comprising at least a first half-rate phase detector (30) for generating said first signal (Q) and comprising a second half-rate phase detector (31) for generating said second signal (I), with each half-rate phase detector (30) comprising three circuits each comprising two latches (40,41,43,44,46,47) and a multiplexer (42,45,48) of which inputs are coupled to outputs of said latches (40,41,43,44,46,47), with a first and a second of said three circuits receiving said data signal at the data-inputs of their latches (40,41,43,44) and with said first circuit receiving a first clock signal at the clock- inputs of its latches (40,41) and at a control- input of its multiplexer (42) and with said second circuit receiving a second clock signal at the clock-inputs of its latches (43,44) and at a control- input of its multiplexer (45), and with a third of said three circuits receiving at least one output signal from the multiplexer (42) of the first circuit as clock signal and receiving at least one output signal from the multiplexer (45) of the second circuit as data signal.
10. Method for frequency detection via phase detection and comprising the steps of, in response to at least one data signal, generating at least one first signal and at least one second signal, and of, in response to said first signal and said second signal, generating at least one frequency control signal, wherein said frequency control signal is a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation.
11. Apparatus which comprises a frequency detector system (1) comprising a phase detector system (11) for, in response to at least one data signal, generating at least one first signal (Q) and at least one second signal (I), and comprising a frequency detector (10) coupled to said phase detector system (11) for, in response to said first signal (Q) and said second signal (I), generating at least one frequency control signal, wherein said frequency control signal is a tri-state signal comprising a first or second value in a non-lock situation and comprising a third value in a lock situation.
PCT/IB2004/050307 2003-03-28 2004-03-22 Frequency detector system with tri-state frequency control signal WO2004086603A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP03100825 2003-03-28
EP03100825.3 2003-03-28

Publications (1)

Publication Number Publication Date
WO2004086603A1 true WO2004086603A1 (en) 2004-10-07

Family

ID=33041067

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2004/050307 WO2004086603A1 (en) 2003-03-28 2004-03-22 Frequency detector system with tri-state frequency control signal

Country Status (1)

Country Link
WO (1) WO2004086603A1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1011197A1 (en) * 1998-12-08 2000-06-21 Nec Corporation Method for generating differential tri-states and differential tri-state circuit
EP1030450A1 (en) * 1999-02-18 2000-08-23 Texas Instruments Deutschland Gmbh Tristate differential output stage
US20010031028A1 (en) * 2000-03-07 2001-10-18 Vaucher Cicero Silveira Data clocked recovery circuit
US6538475B1 (en) * 2000-03-15 2003-03-25 Intel Corporation Phase detector

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1011197A1 (en) * 1998-12-08 2000-06-21 Nec Corporation Method for generating differential tri-states and differential tri-state circuit
EP1030450A1 (en) * 1999-02-18 2000-08-23 Texas Instruments Deutschland Gmbh Tristate differential output stage
US20010031028A1 (en) * 2000-03-07 2001-10-18 Vaucher Cicero Silveira Data clocked recovery circuit
US6538475B1 (en) * 2000-03-15 2003-03-25 Intel Corporation Phase detector

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
POTTBACKER A ET AL: "A SI BIPOLAR PHASE AND FREQUENCY DETECTOR IC FOR CLOCK EXTRACTION UP TO 8 GB/S", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, vol. 27, no. 12, 1 December 1992 (1992-12-01), pages 1747 - 1751, XP000329024, ISSN: 0018-9200 *
SAVOJ J ET AL: "Design of half-rate clock and data recovery circuits for optical communication systems", PROCEEDINGS OF THE 38TH. ANNUAL DESIGN AUTOMATION CONFERENCE. (DAC). LAS VEGAS, NV, JUNE 18 - 22, 2001, PROCEEDINGS OF THE DESIGN AUTOMATION CONFERENCE, NEW YORK, NY : ACM, US, vol. CONF. 38, 18 June 2001 (2001-06-18), pages 121 - 126, XP010552368, ISBN: 1-58113-297-2 *

Similar Documents

Publication Publication Date Title
CN100508399C (en) Phase and frequency detection circuits
US5008635A (en) Phase-lock-loop lock indicator circuit
CN102870328B (en) There is the PLL charge pump of the coupling to bias node of minimizing
US6081572A (en) Lock-in aid frequency detector
CN110729997B (en) Phase-locked loop circuit, data recovery circuit and control method of phase-locked loop circuit
JP2007043717A (en) Wide range and dynamically reconfigurable clock data recovery architecture
CN101515802A (en) A phase/frequency detector and charge pump architecture for referenceless clock and data recovery applications
EP1303046B1 (en) Inject synchronous narrowband reproducible phase locked loop
Masuda et al. A 12 Gb/s 0.9 mW/Gb/s wide-bandwidth injection-type CDR in 28 nm CMOS with reference-free frequency capture
TW200950346A (en) Voltage controlled oscillators and phase-frequency locked loop circuit
KR102396799B1 (en) Method and apparatus for generating clock phase
US7084709B1 (en) Hybrid analog/digital phase lock loop frequency synthesizer
JPH05300140A (en) Phase locked loop, phase detector, and method for giving variable delay to input waveform
KR101202084B1 (en) A cdr circuit having improved jitter characteristics by using a bang-bang phase detector
WO2004086603A1 (en) Frequency detector system with tri-state frequency control signal
CN100431268C (en) A phase locked loop (PLL) using unbalanced quadricorrelator
US20090045848A1 (en) Phase-frequency detector with high jitter tolerance
US6373304B1 (en) Techniques for making and using an improved loop filter which maintains a constant zero frequency to bandwidth ratio
EP1611674B1 (en) Linear phase detector with multiplexed latches
US7023944B2 (en) Method and circuit for glitch-free changing of clocks having different phases
Chow et al. A new phase-locked loop with high speed phase frequency detector
US7132899B1 (en) Method and apparatus for providing an improved high speed buffer
US5706221A (en) Mehtod and apparatus for recovering digital data from baseband analog signal
US7463069B2 (en) Phase detector with selection of differences between input signals
Chow et al. A lock-in enhanced phase-locked loop with high speed phase frequency detector

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase