WO2004077487A1 - Multi-typed plasma display panel - Google Patents
Multi-typed plasma display panel Download PDFInfo
- Publication number
- WO2004077487A1 WO2004077487A1 PCT/KR2004/000378 KR2004000378W WO2004077487A1 WO 2004077487 A1 WO2004077487 A1 WO 2004077487A1 KR 2004000378 W KR2004000378 W KR 2004000378W WO 2004077487 A1 WO2004077487 A1 WO 2004077487A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- address
- display panel
- plasma display
- address electrode
- rear substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
- H01J11/20—Constructional details
- H01J11/22—Electrodes, e.g. special shape, material or configuration
- H01J11/26—Address electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
- H01J11/10—AC-PDPs with at least one main electrode being out of contact with the plasma
- H01J11/12—AC-PDPs with at least one main electrode being out of contact with the plasma with main electrodes provided on both sides of the discharge space
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2211/00—Plasma display panels with alternate current induction of the discharge, e.g. AC-PDPs
- H01J2211/20—Constructional details
- H01J2211/22—Electrodes
- H01J2211/26—Address electrodes
- H01J2211/265—Shape, e.g. cross section or pattern
Definitions
- the present invention relates to a multi-typed plasma display panel, and more specifically, to a multi-typed plasma display panel comprising an address electrode whose width becomes narrower to a pad fetch portion and broader to the opposite portion to the pad fetch portion, thereby securing address voltage margin.
- a plasma display panel (abbreviated as "PDP") is a device which displays letters and pictures with light emitted from plasma generated during gaseous discharge.
- a multi-typed plasma display panel comprises a front substrate 1 superposed and sealed with a rear substrate 2. On the front substrate 1 are formed a plurality of sustain electrodes (XI, X2, ...) and a plurality of scan electrodes
- a display region 4 corresponds to a region where the front substrate 1 is superposed on the rear substrate 2.
- the plurality of sustain electrodes (XI , X2, ...) and the plurality of scan electrodes (Yl, Y2, ...) are fetched to one direction, and sustain/scan voltages are applied to the fetch edge.
- the plurality of sustain electrodes (XI , X2, ...) and the plurality of scan electrodes (Yl, Y2, ...) are fetched to one direction, and sustain/scan voltages are applied to the fetch edge.
- impedance of electrodes increases which results in generation of voltage drop and increase of discharge voltage.
- the brightness of a cell which is located far from the edge cannot be decreased when the same voltage is applied.
- sustain/scan voltages are not sufficiently transmitted to a portion A where assembled 4 panels 10 to 40 with a multi-type.
- wall charges are not sufficiently generated, and sustain discharge and address discharge are difficult, which results in un-uniformity of luminous brightness. Also, it is difficult to control discharge of a selected cell.
- a sustain electrode, a scan electrode and an address electrode are fetched to one direction at the same time, an initial application voltage is required to increase in order to apply sufficient voltage to superposed edge portions having large voltage drop.
- an abnormal discharge phenomenon occurs, thereby increasing the un-uniformity ofbrightness.
- Fig. 1 is a plane diagram illustrating a unit panel of a conventional multi-typed plasma display panel.
- Fig. 2 is a plane diagram illustrating the conventional multi-typed plasma display panel.
- Fig. 3 is a diagram illustrating a structure of a multi-typed plasma display panel according to an embodiment of the present invention.
- Fig. 4 is a diagram illustrating a structure of a multi-typed plasma display panel according to another embodiment of the present invention.
- a multi-typed plasma display panel comprising a front substrate superposed and sealed with a rear substrate which includes a plurality of address electrodes formed to be separated from each other to a predetermined direction!
- the address electrode is extended and fetched to the extended edge on one side of the rear substrate, and the width of the address electrode becomes gradually broader as the address electrode becomes farther from the fetch edge.
- Fig. 3 is a diagram illustrating a structure of an address electrode formed on a rear substrate 31 of a multi-typed plasma display panel according to an embodiment of the present invention.
- Fig. 3 shows an example of a barrier rib structure configured in a stripe type, address electrodes 32 to 34 are formed in parallel on the rear substrate 31.
- each of the address electrodes 32 to 34 has a narrower width where an address voltage is applied, and a broader width in the opposite side where the address voltage is not applied.
- Stripe barrier ribs 35 to 38 are formed between the address electrodes 32 to 34.
- the wholly uniform luminous brightness may be obtained in the initial address voltage margin without increase of address voltage.
- Fig. 3 shows the example where the address electrodes 32 to 34 have their widths which become broader as the address electrodes become farther from the fetch location, the widths may be increased uniformly at a predetermined distance (not shown).
- Fig. 4 is a diagram illustrating a multi-typed plasma display panel comprising a rear substrate having barrier ribs configured in a matrix type according to another embodiment of the present invention.
- barrier ribs 45 are formed on a rear substrate 41 in a matrix type, and address electrodes 42 to 44 are vertically formed between the barrier ribs in parallel.
- the widths of the address electrodes 42 to 44 become farther from the fetch location in the embodiment of the present invention.
- the address electrodes 42 to 44 become broader.
- the address electrodes 42 to 44 having narrower widths called a neck structure are connected between adjacent cells under the barrier ribs 45 formed in a matrix type.
- the matrix typed barrier rib structure of Fig. 4 prevents cross talk between the cell 46 and its adjacent cell 47.
- the cross talk refers to leakage of charged particles between the adjacent discharge cells 46 and 47.
- a multi-typed plasma display panel is configured to minimize un-uniformity of screen luminous brightness by securing an address margin.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Gas-Filled Discharge Tubes (AREA)
Abstract
A multi-typed plasma display panel is provided. The multi-typed plasma display panel comprises a front substrate superposed and sealed with a rear substrate which includes a plurality of address electrodes formed to be separated from each other to a predetermined direction, wherein the address electrode is extended and fetched to the extended edge on one side of the rear substrate, and the width of the address electrode becomes gradually broader as the address electrode becomes farther from the fetch edge. As a result, address voltage margin of the plasma display panel may be secured, and un-uniformity of screen luminous brightness can be minimized.
Description
MULTI-TYPED PLASMA DISPLAY PANEL
[Technical Field]
The present invention relates to a multi-typed plasma display panel, and more specifically, to a multi-typed plasma display panel comprising an address electrode whose width becomes narrower to a pad fetch portion and broader to the opposite portion to the pad fetch portion, thereby securing address voltage margin.
[Background Art] A plasma display panel (abbreviated as "PDP") is a device which displays letters and pictures with light emitted from plasma generated during gaseous discharge.
Here, it is important for the plasma display panel to have uniform discharge characteristics such as uniform voltage margin and uniform brightness, which determine quality of products. As shown in Fig. 1, a multi-typed plasma display panel comprises a front substrate 1 superposed and sealed with a rear substrate 2. On the front substrate 1 are formed a plurality of sustain electrodes (XI, X2, ...) and a plurality of scan electrodes
(Yl, Y2, ...). On the rear substrate 2 are formed a plurality of address electrodes 3.
A display region 4 corresponds to a region where the front substrate 1 is superposed on the rear substrate 2.
In case of configuration of a multi-typed PDP by connection of a plurality of PDPs, as shown in Fig. 2, the plurality of sustain electrodes (XI , X2, ...) and the plurality of scan electrodes (Yl, Y2, ...) are fetched to one direction, and sustain/scan voltages are applied to the fetch edge. However, in the above-described conventional method where electrodes are fetched to one direction, as cells are located farther from the edge where each electrode (sustain electrode, scan electrode and address electrode) is fetched, impedance of electrodes increases which results in generation of voltage drop and increase of discharge voltage. As a result, the brightness of a cell which is located far from the edge cannot be decreased when the same voltage is applied.
Referring to Fig. 2, sustain/scan voltages are not sufficiently transmitted to a portion A where assembled 4 panels 10 to 40 with a multi-type. As a result, wall charges are not sufficiently generated, and sustain discharge and address discharge are difficult, which results in un-uniformity of luminous brightness. Also, it is difficult to control discharge of a selected cell.
If a sustain electrode, a scan electrode and an address electrode are fetched to one direction at the same time, an initial application voltage is required to increase in
order to apply sufficient voltage to superposed edge portions having large voltage drop. In this case, since cells adjacent to the fetch unit receive a higher voltage than the required voltage, an abnormal discharge phenomenon occurs, thereby increasing the un-uniformity ofbrightness.
[Brief Description of the Drawings]
Fig. 1 is a plane diagram illustrating a unit panel of a conventional multi-typed plasma display panel.
Fig. 2 is a plane diagram illustrating the conventional multi-typed plasma display panel.
Fig. 3 is a diagram illustrating a structure of a multi-typed plasma display panel according to an embodiment of the present invention.
Fig. 4 is a diagram illustrating a structure of a multi-typed plasma display panel according to another embodiment of the present invention.
[Detailed Description of the Invention]
It is an object of the present invention to minimize voltage drop of address electrodes by enlarging the width of the address electrode gradually from the fetch unit to the end. It is another object of the present invention to maintain an address margin by minimizing superposition regions having large voltage drop in a multi-typed PDP to form the same charged particles to cells located in the edge by the same address voltage during address discharge.
In an embodiment, there is provided a multi-typed plasma display panel comprising a front substrate superposed and sealed with a rear substrate which includes a plurality of address electrodes formed to be separated from each other to a predetermined direction! Here, the address electrode is extended and fetched to the extended edge on one side of the rear substrate, and the width of the address electrode becomes gradually broader as the address electrode becomes farther from the fetch edge.
[Preferred Embodiment]
The present invention will be described in detail with reference to the accompanying drawings. Fig. 3 is a diagram illustrating a structure of an address electrode formed on a rear substrate 31 of a multi-typed plasma display panel according to an embodiment of the present invention.
Fig. 3 shows an example of a barrier rib structure configured in a stripe type, address electrodes 32 to 34 are formed in parallel on the rear substrate 31. Here, each of the address electrodes 32 to 34 has a narrower width where an address voltage is applied, and a broader width in the opposite side where the address voltage is not applied. Stripe barrier ribs 35 to 38 are formed between the address electrodes 32 to 34.
As shown in Fig. 3, as the address electrodes 32 to 34 becomes farther from the fetch location on the rear substrate 31, the widths of the address electrodes 32 to 34 become gradually broadened. As a result, the degree of voltage drop in the corresponding cell decreases, and the cell has the same discharge voltage as that of the electrode fetch unit.
Accordingly, in the embodiment of the present invention, the wholly uniform luminous brightness may be obtained in the initial address voltage margin without increase of address voltage.
Although Fig. 3 shows the example where the address electrodes 32 to 34 have their widths which become broader as the address electrodes become farther from the fetch location, the widths may be increased uniformly at a predetermined distance (not shown).
Fig. 4 is a diagram illustrating a multi-typed plasma display panel comprising a rear substrate having barrier ribs configured in a matrix type according to another embodiment of the present invention.
As shown in Fig. 4, barrier ribs 45 are formed on a rear substrate 41 in a matrix type, and address electrodes 42 to 44 are vertically formed between the barrier ribs in parallel.
Specifically, as the address electrodes 42 to 44 become farther from the fetch location in the embodiment of the present invention, the widths of the address electrodes
42 to 44 become broader. However, the address electrodes 42 to 44 having narrower widths called a neck structure are connected between adjacent cells under the barrier ribs 45 formed in a matrix type.
The matrix typed barrier rib structure of Fig. 4 prevents cross talk between the cell 46 and its adjacent cell 47. Here, the cross talk refers to leakage of charged particles between the adjacent discharge cells 46 and 47.
[Industrial Applicability]
As discussed earlier, a multi-typed plasma display panel according to an embodiment of the present invention is configured to minimize un-uniformity of screen luminous brightness by securing an address margin.
While the invention is susceptible to various modifications and alternative forms,
specific embodiments have been shown by way of example in the drawings and described in detail herein. However, it should be understood that the invention is not limited to the particular forms disclosed. Rather, the invention covers all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined in the appended claims.
Claims
1. A multi-typed plasma display panel comprising a front substrate superposed and sealed with a rear substrate which includes a plurality of address electrodes formed to be separated from each other to a predetermined direction, wherein the address electrode is extended and fetched to the extended edge on one side of the rear substrate, and the width of the address electrode becomes gradually broader as the address electrode becomes farther from the fetch edge.
2. The panel according to claim 1, wherein the address electrode is formed between barrier ribs vertically formed on the rear substrate.
3. The panel according to claim 1, wherein the address electrode is formed vertically on the rear substrate where barrier ribs are formed in a matrix type, and a neck is formed where the address electrode is crossed with the barrier rib.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030011651A KR100931437B1 (en) | 2003-02-25 | 2003-02-25 | Multi-type Plasma Display Panel |
KR10-2003-0011651 | 2003-02-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004077487A1 true WO2004077487A1 (en) | 2004-09-10 |
Family
ID=32923740
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2004/000378 WO2004077487A1 (en) | 2003-02-25 | 2004-02-24 | Multi-typed plasma display panel |
Country Status (2)
Country | Link |
---|---|
KR (1) | KR100931437B1 (en) |
WO (1) | WO2004077487A1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000011899A (en) * | 1998-06-19 | 2000-01-14 | Pioneer Electron Corp | Plasma display panel and its manufacture |
KR20000010046A (en) * | 1998-07-29 | 2000-02-15 | 구자홍 | Plasma display panel |
KR20010009957A (en) * | 1999-07-14 | 2001-02-05 | 구자홍 | Plasma Display Panel Driving with Radio Frequency Signal |
WO2002097847A1 (en) * | 2001-05-28 | 2002-12-05 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel and its manufacturing method |
KR20030047016A (en) * | 2001-12-07 | 2003-06-18 | 엘지전자 주식회사 | Plasma display panel |
-
2003
- 2003-02-25 KR KR1020030011651A patent/KR100931437B1/en not_active IP Right Cessation
-
2004
- 2004-02-24 WO PCT/KR2004/000378 patent/WO2004077487A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000011899A (en) * | 1998-06-19 | 2000-01-14 | Pioneer Electron Corp | Plasma display panel and its manufacture |
KR20000010046A (en) * | 1998-07-29 | 2000-02-15 | 구자홍 | Plasma display panel |
KR20010009957A (en) * | 1999-07-14 | 2001-02-05 | 구자홍 | Plasma Display Panel Driving with Radio Frequency Signal |
WO2002097847A1 (en) * | 2001-05-28 | 2002-12-05 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel and its manufacturing method |
KR20030047016A (en) * | 2001-12-07 | 2003-06-18 | 엘지전자 주식회사 | Plasma display panel |
Also Published As
Publication number | Publication date |
---|---|
KR20040076338A (en) | 2004-09-01 |
KR100931437B1 (en) | 2009-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1037249B1 (en) | Plasma display panel | |
US20030076037A1 (en) | Plasma display panel | |
US7545098B2 (en) | Plasma display panel including address electrode | |
KR20000074094A (en) | Discharge electrode of plasma display panel | |
US20080117124A1 (en) | Plasma display panel (PDP) | |
KR100340085B1 (en) | Plasma display panel | |
WO2004077487A1 (en) | Multi-typed plasma display panel | |
US6380677B1 (en) | Plasma display panel electrode | |
US7692385B2 (en) | Plasma display panel with enhanced discharge efficiency and luminance | |
KR20030027436A (en) | Plasma display panel | |
KR100332056B1 (en) | Plasma Display Panel | |
US7667404B2 (en) | Plasma display apparatus | |
KR100266099B1 (en) | Electrode of Plasma Display Panel | |
JP2001076627A (en) | Plasma display panel | |
KR100684852B1 (en) | Plasma display panel | |
KR20030041054A (en) | Plasma display panel | |
KR100512612B1 (en) | Plasma display panel | |
KR100246224B1 (en) | Ac plasma display panel | |
KR20050029565A (en) | Multi plasma display device | |
US7545346B2 (en) | Plasma display panel and a drive method therefor | |
KR100425483B1 (en) | Plasma display panel | |
KR100554416B1 (en) | Plasma Display Panel | |
KR100275314B1 (en) | Plasma display panel | |
KR100322085B1 (en) | Plasma display panel | |
KR100487866B1 (en) | Substrate Structure of Plasma Display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |