WO2004064253A1 - Method and apparatus for avoiding gated diode breakdown in transistor circuits - Google Patents

Method and apparatus for avoiding gated diode breakdown in transistor circuits Download PDF

Info

Publication number
WO2004064253A1
WO2004064253A1 PCT/US2003/041594 US0341594W WO2004064253A1 WO 2004064253 A1 WO2004064253 A1 WO 2004064253A1 US 0341594 W US0341594 W US 0341594W WO 2004064253 A1 WO2004064253 A1 WO 2004064253A1
Authority
WO
WIPO (PCT)
Prior art keywords
voltage
high voltage
voltage level
conversion circuit
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2003/041594
Other languages
French (fr)
Inventor
Shane C. Hollmer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Technology Materials Inc
Original Assignee
Advanced Technology Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Technology Materials Inc filed Critical Advanced Technology Materials Inc
Priority to AU2003300086A priority Critical patent/AU2003300086A1/en
Publication of WO2004064253A1 publication Critical patent/WO2004064253A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
    • H10D89/811—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using FETs as protective elements

Definitions

  • the present invention relates generally to a method and apparatus for protecting transistors in a circuit, and more particularly, to a method and apparatus for preventing gated diode breakdown in a voltage conversion circuit.
  • non-volatile memory devices require voltages to erase and program the memory device that are significantly higher than the voltages needed for other device functions, such as reading data from the memory or communicating with other semiconductor circuits.
  • semiconductor circuits often employ a voltage conversion circuit to provide the high voltage levels required by the non-volatile memory and other associated devices.
  • FIG. 1 illustrates a conventional high voltage conversion circuit 100.
  • the high voltage conversion circuit 100 receives a logical input signal (0 volts to V DD ), input, and a voltage level, V ep , e.g., on the order of 3 to 12 volts.
  • the logical input signal, input may be set to a low logic value, for example, to pass the voltage level, V ep , to the output and to a high logic value to pass 0 volts to the output.
  • the output of the high voltage conversion circuit 100 switches between 0 volts and the applied voltage level, N ep , depending on the value of the applied logical input signal.
  • the feedback transistor MP4 gates the P-channel output transistor MP7 with the applied voltage level, V ep . hi this manner, the transistor MP7 is turned off when the output is low.
  • the ⁇ -channel output driver MXUl is gated with a low voltage level, Ndd, to pass 0 volts to the output.
  • Gated diode breakdown is a well-known condition that can occur in a metal oxide semiconductor (MOS) transistor, such as the transistor MXUl in FIG. 1, under certain conditions.
  • FIG. 2 is a cross sectional view of the transistor MXUl of FIG. 1. The gated diode breakdown condition occurs in the junction 210 between the ⁇ + drain and the P- substrate, when a high voltage is applied to the drain of the transistor MXUl and the gate and substrate of the transistor MXUl are grounded.
  • MOS metal oxide semiconductor
  • the transistor MXUl is off in this state, but the high voltage applied to the drain can cause the reverse biased diode from the drain to the P-substrate to break down (right under the gate where the field is the highest), causing an avalanche of current and impairing circuit operation.
  • Vb r e k d own The actual drain voltage at which gated diode breakdown will occur, referred to herein as Vb r e k d own , depends on the transistor fabrication process. In one particular process, a drain voltage on the order of 10 volts has been observed to cause a gated diode breakdown. Thus, to avoid gated diode breakdown, the voltage applied to the drain must remain below the breakdown voltage, V break d own , if the gate voltage is grounded. As previously indicated, however, in many semiconductor circuits, voltages greater than the breakdown voltage are needed. For example, the erase and program operations for non-volatile memories on a secure integrated circuit require voltage levels of 10 and 12 volts, respectively, on the high voltage power supply, V ep .
  • FIG. 3 illustrates a known technique for avoiding gated diode breakdown, for example, in high voltage conversion circuits, when the breakdown voltage, V re a k dow n , is less than the required high voltage level, V ep .
  • the modified high voltage conversion circuit 300 includes a logical input signal, input, that operates in the same manner as the logical input signal, input, of FIG. 1 whereby a low logic value, for example, passes the voltage level, V ep , to the output and a high logic value passes 0 volts to the output.
  • the modified high voltage conversion circuit 300 places an additional P-chamiel transistor MP5 and MP8 in series with the existing P-channel transistors MP4 and MP7, respectively.
  • the N-channel transistor MXUl is protected from gated diode breakdown by placing an additional N-channel transistor MXUO in series with the existing transistor MXUl .
  • Transistor MXUO is gated by V dd , thus preventing the high voltage on the output from reaching the drain of MXUl and limiting the drain voltage on transistor MXUl to a value below the breakdown voltage, V breakdown - It is noted that Vdd on the gate of MXUO also eliminates the gated-diode condition on MXUO because the transistor is on with a channel formed under the gate.
  • the modified high voltage conversion circuit 300 effectively prevents gated diode breakdown in the N-channel transistor, the modified high voltage conversion circuit 300 is only capable of switching between an output voltage of 0 volts and the high voltage level of 10 or 12 volts. For some applications, however, it is necessary, to switch between an output voltage of V d and the high voltage level of 10 or 12 volts, which is not possible with the cascaded transistor implementation shown in FIG. 3.
  • an N-channel transistor protection circuit and method are disclosed that prevent gated diode breakdown in N-channel transistors that have a high voltage on their drain.
  • the disclosed N-channel protection circuit may be switched in a high voltage mode between a high voltage level and a bottom rail voltage.
  • a high voltage conversion circuit prevents gated diode breakdown in N-channel transistors by dividing the high voltage across two N-channel transistors, MXUO and MXUl, such that no transistor exceeds the breakdown voltage, V breakdown -
  • the present invention creates an intermediate voltage to drive the top N-channel transistor, MXUO.
  • the present invention gates the top N-channel transistor, MXUO, with a voltage level that is at least one N-channel threshold, V tn , below the high voltage level, V ep , using the intermediate voltage level, nprot.
  • the source voltage of MXUO will be at least one N-channel threshold, V tn , lower than the input voltage level, nprot, and the drain voltage V of the bottom N-channel transistor, MXUl, is limited to less than the breakdown voltage, V breakdown -
  • the intermediate voltage level, nprot should be at least one N-channel threshold, V tn , above the bottom rail voltage (i.e., to turn on MXUO and pass the bottom rail voltage to the output) and at least below the breakdown voltage, Vb r ea dow n , plus one N-channel threshold, Vm,- hi this manner, the drain voltage of MXUl is guaranteed to be lower than V brea down and MXUO is guaranteed to be able to pass the bottom
  • FIG. 1 is a circuit diagram of a conventional high voltage conversion circuit
  • FIG. 2 is a cross sectional view of the transistor MXUl of FIG. 1
  • FIG. 3 illustrates a known technique for avoiding gated diode breakdown in a high voltage conversion circuit, such as the circuit of FIG. 1;
  • FIG. 4 is a circuit diagram of a high voltage conversion circuit incorporating features of the present invention.
  • FIG. 5 is a circuit diagram of an exemplary nprot generation circuit that generated the "nprot" voltage level of FIG. 4.
  • the present invention provides an N-channel protection circuit 400, discussed further below in conjunction with FIG. 4, that prevents gated diode breakdown in N-channel transistors that have a high voltage on their drain, and provides greater flexibility on the output voltages that may be obtained.
  • the high voltage conversion circuit 400 prevents gated diode breakdown in N-channel transistors by dividing the high voltage such that no transistor exceeds the breakdown voltage, Vbreakdo w n- Generally, the present invention creates an intermediate voltage that is below the high voltage level, V ep , to drive the top N-channel transistor MXUO.
  • FIG. 4 illustrates a high voltage conversion circuit 400 incorporating features of the present invention.
  • the high voltage conversion circuit 400 includes sets of pairs of transistors, MP4 and MP5, MP7 and MP8, and MXUO and MXUl, in a similar manner to the modified high voltage conversion circuit 300 of FIG. 3.
  • the transistors MXUO and MXUl are gated by a higher voltage.
  • MXUO is gated to a voltage level that is at least one N-channel threshold, V tn , below V ep , using an input voltage level, nprot.
  • the source voltage of MXUO will be at least one N-channel threshold, V tn , lower than the input voltage level, nprot, and the drain voltage Nd of MXUl can be limited to less than the breakdown voltage, Vbrea kdown -
  • An exemplary circuit for generating the input voltage level, nprot is discussed below in conjunction with FIG. 5.
  • the input voltage level, nprot should be at least one ⁇ -channel threshold, V ta , above the bottom rail voltage (i.e., to turn on MXUO and pass the bottom rail voltage to the output) and at least below the breakdown voltage, V breakdown , plus one ⁇ -channel threshold, V to ,.
  • the high voltage conversion circuit 400 can pass the bottom rail voltage to the output and also protect transistor MXUl from gated-diode breakdown.
  • the input voltage level, nprot is set in the high voltage mode to a value that is two ⁇ -channel thresholds, 2V tn , below V ep , which is adequate to pass the bottom rail voltage during an erase mode, while still avoiding a gated diode breakdown condition on transistor MXUl in both program and erase modes.
  • the input voltage level, nprot is set to a value that is one ⁇ -channel threshold, Vm, below Vdd-
  • FIG. 5 is a circuit diagram of an exemplary nprot generation circuit 500.
  • the input voltage level, nprot is two ⁇ -channel thresholds, 2V tn , below V ep , in a high voltage mode (i.e., during program or erase, when the output must be 10 or 12 volts, respectively), and is one ⁇ - channel threshold, Vm, below V dd , in a low voltage mode (i.e., in a normal mode, when the output must be Vdd).
  • the transistors MX20 ands MX22 are operative to drop the high voltage level, V ep , by two N-channel thresholds, 2V ta , to generate the voltage level, nprot.
  • the voltage level, nprot will be 8 volts during a program mode and 10 volts during an erase mode, for an exemplary non-volatile memory application. This results in an N-channel Vd on MXUl of 7 volts during a program mode and 9 volts during an erase mode, which are below the breakdown voltage, V b reakd o n , of 10 volts.
  • V ep the breakdown voltage
  • Transistors MX210 and MX25 will start to pull down the value of the voltage "nprot" when the high voltage level, V ep , falls two N-channel thresholds, 2V tn , below the voltage "nprot," which is low enough value of V ep to begin to remove the N-channel protection provided by the present invention.
  • nprot In a low voltage mode, the value of "nprot" is limited to one N-channel threshold, V ta , below V dd by the transistor MX214. While the value of nprot may float to a somewhat higher voltage level, as there is no current to pull it down during normal operation, the floating voltage level will not have a detrimental impact on circuit operation.
  • the nprot generation circuit 500 may employ stacks of diode-connected N-channel transistors MX215, MX217, MX218 or MX219-MX223 to divide the nprot voltage between the multiple transistors in the stack.
  • the stacked transistors pull a small current of .5 ⁇ A, mirrored from the input ip5unprot, from nprot during the program and erase modes, to ensure that MX20 and MX22 remain in an ON condition.
  • V ep In a program mode, V ep is equal to 10 volts, and the value of nprot is on the order of 8 volts (assuming each of the two N-channel voltage tliresholds is 1 volt), which is divided across the three transistors MX215, MX217, MX218.
  • V ep In an erase mode, V ep is approximately equal to 12 volts, and the value of nprot is on the order of 10 volts, which is divided across the five transistors MX219-MX223. In this manner, a snapback condition is avoided.

Landscapes

  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

An N-channel transistor protection circuit and method are disclosed that prevent gated diode breakdown in N-channel transistors that have a high voltage on their drain. The disclosed N-channel protection circuit may be switched in a high voltage mode between a high voltage level and a lower rail voltage. A high voltage conversion circuit prevents gated diode breakdown in N-channel transistors by dividing the high voltage across two N-channel transistors, MXU0 and MXU1, such that no transistor exceeds the breakdown voltage, Vbreakdown. An intermediate voltage drives the top N-channel transistor, MXU0. The top N-channel transistor, MXU0, is gated with a voltage level that is at least one N-channel threshold, Vtn, below the high voltage level, Vep, using the intermediate voltage level, nprot. The drain voltage of MXU0 will be at least one N-channel threshold, Vtn, lower than the input voltage level, nprot, and the drain voltage Vd of the bottom N-channel transistor, MXU1, is limited to less than the breakdown voltage, Vbreakdown.

Description

METHOD AND APPARATUS FOR AVOIDING GATED DIODE BREAKDOWN IN
TRANSISTOR CIRCUITS
Field of the Invention
The present invention relates generally to a method and apparatus for protecting transistors in a circuit, and more particularly, to a method and apparatus for preventing gated diode breakdown in a voltage conversion circuit.
Background of the Invention Many semiconductor circuits require the switching of high voltages. For example, non-volatile memory devices require voltages to erase and program the memory device that are significantly higher than the voltages needed for other device functions, such as reading data from the memory or communicating with other semiconductor circuits. Thus, semiconductor circuits often employ a voltage conversion circuit to provide the high voltage levels required by the non-volatile memory and other associated devices.
FIG. 1 illustrates a conventional high voltage conversion circuit 100. As shown in FIG. 1, the high voltage conversion circuit 100 receives a logical input signal (0 volts to VDD), input, and a voltage level, Vep, e.g., on the order of 3 to 12 volts. The logical input signal, input, may be set to a low logic value, for example, to pass the voltage level, Vep, to the output and to a high logic value to pass 0 volts to the output. Thus, the output of the high voltage conversion circuit 100 switches between 0 volts and the applied voltage level, Nep, depending on the value of the applied logical input signal. The feedback transistor MP4 gates the P-channel output transistor MP7 with the applied voltage level, Vep. hi this manner, the transistor MP7 is turned off when the output is low. The Ν-channel output driver MXUl is gated with a low voltage level, Ndd, to pass 0 volts to the output.
Gated diode breakdown is a well-known condition that can occur in a metal oxide semiconductor (MOS) transistor, such as the transistor MXUl in FIG. 1, under certain conditions. FIG. 2 is a cross sectional view of the transistor MXUl of FIG. 1. The gated diode breakdown condition occurs in the junction 210 between the Ν+ drain and the P- substrate, when a high voltage is applied to the drain of the transistor MXUl and the gate and substrate of the transistor MXUl are grounded. The transistor MXUl is off in this state, but the high voltage applied to the drain can cause the reverse biased diode from the drain to the P-substrate to break down (right under the gate where the field is the highest), causing an avalanche of current and impairing circuit operation.
The actual drain voltage at which gated diode breakdown will occur, referred to herein as Vbre kdown, depends on the transistor fabrication process. In one particular process, a drain voltage on the order of 10 volts has been observed to cause a gated diode breakdown. Thus, to avoid gated diode breakdown, the voltage applied to the drain must remain below the breakdown voltage, Vbreakdown, if the gate voltage is grounded. As previously indicated, however, in many semiconductor circuits, voltages greater than the breakdown voltage are needed. For example, the erase and program operations for non-volatile memories on a secure integrated circuit require voltage levels of 10 and 12 volts, respectively, on the high voltage power supply, Vep.
FIG. 3 illustrates a known technique for avoiding gated diode breakdown, for example, in high voltage conversion circuits, when the breakdown voltage, V reakdown, is less than the required high voltage level, Vep. The modified high voltage conversion circuit 300 includes a logical input signal, input, that operates in the same manner as the logical input signal, input, of FIG. 1 whereby a low logic value, for example, passes the voltage level, Vep, to the output and a high logic value passes 0 volts to the output. As shown in FIG. 3, the modified high voltage conversion circuit 300 places an additional P-chamiel transistor MP5 and MP8 in series with the existing P-channel transistors MP4 and MP7, respectively. In this manner, when the gate voltage applied to the existing transistors MP4 and MP7 is the high voltage level, Vep, another P-channel transistor MP5 or MP8, respectively, is placed in series so that the drain voltage on transistors MP4 and MP7 will not be pulled to ground. Rather, the drain to bulk voltage on transistors MP4 and MP7 will be pulled to a value below the breakdown voltage, Vbreakdown, i-β-, approximately Vep minus (Vdd plus Vtp), where V p, is one P-channel threshold, since the transistor bulk has a voltage level of Vep for a P- channel transistor.
Similarly, the N-channel transistor MXUl is protected from gated diode breakdown by placing an additional N-channel transistor MXUO in series with the existing transistor MXUl . Transistor MXUO is gated by Vdd, thus preventing the high voltage on the output from reaching the drain of MXUl and limiting the drain voltage on transistor MXUl to a value below the breakdown voltage, Vbreakdown- It is noted that Vdd on the gate of MXUO also eliminates the gated-diode condition on MXUO because the transistor is on with a channel formed under the gate.
While the modified high voltage conversion circuit 300 effectively prevents gated diode breakdown in the N-channel transistor, the modified high voltage conversion circuit 300 is only capable of switching between an output voltage of 0 volts and the high voltage level of 10 or 12 volts. For some applications, however, it is necessary, to switch between an output voltage of V d and the high voltage level of 10 or 12 volts, which is not possible with the cascaded transistor implementation shown in FIG. 3.
A need therefore exists for an N-channel protection circuit that prevents gated diode breakdown in N-channel transistors that have a high voltage on their drain, and provides greater flexibility on the output voltages that may be obtained. A further need exists for an improved N-channel protection circuit that prevents gated diode breakdown in N-channel transistors by dividing the high voltage such that no transistor has a drain voltage that exceeds the breakdown voltage, Vbreakdown-
Summary of the Invention
Generally, an N-channel transistor protection circuit and method are disclosed that prevent gated diode breakdown in N-channel transistors that have a high voltage on their drain. The disclosed N-channel protection circuit may be switched in a high voltage mode between a high voltage level and a bottom rail voltage. According to one aspect of the invention, a high voltage conversion circuit prevents gated diode breakdown in N-channel transistors by dividing the high voltage across two N-channel transistors, MXUO and MXUl, such that no transistor exceeds the breakdown voltage, Vbreakdown- Generally, the present invention creates an intermediate voltage to drive the top N-channel transistor, MXUO. The present invention gates the top N-channel transistor, MXUO, with a voltage level that is at least one N-channel threshold, Vtn, below the high voltage level, Vep, using the intermediate voltage level, nprot. In this manner, the source voltage of MXUO will be at least one N-channel threshold, Vtn, lower than the input voltage level, nprot, and the drain voltage V of the bottom N-channel transistor, MXUl, is limited to less than the breakdown voltage, Vbreakdown- The intermediate voltage level, nprot, should be at least one N-channel threshold, Vtn, above the bottom rail voltage (i.e., to turn on MXUO and pass the bottom rail voltage to the output) and at least below the breakdown voltage, Vbrea down, plus one N-channel threshold, Vm,- hi this manner, the drain voltage of MXUl is guaranteed to be lower than Vbrea down and MXUO is guaranteed to be able to pass the bottom rail voltage. A more complete understanding of the present invention, as well as further features and advantages of the present invention, will be obtained by reference to the following detailed description and drawings.
Brief Description of the Drawings
FIG. 1 is a circuit diagram of a conventional high voltage conversion circuit; FIG. 2 is a cross sectional view of the transistor MXUl of FIG. 1; FIG. 3 illustrates a known technique for avoiding gated diode breakdown in a high voltage conversion circuit, such as the circuit of FIG. 1;
FIG. 4 is a circuit diagram of a high voltage conversion circuit incorporating features of the present invention; and
FIG. 5 is a circuit diagram of an exemplary nprot generation circuit that generated the "nprot" voltage level of FIG. 4.
Detailed Description
The present invention provides an N-channel protection circuit 400, discussed further below in conjunction with FIG. 4, that prevents gated diode breakdown in N-channel transistors that have a high voltage on their drain, and provides greater flexibility on the output voltages that may be obtained. The high voltage conversion circuit 400 prevents gated diode breakdown in N-channel transistors by dividing the high voltage such that no transistor exceeds the breakdown voltage, Vbreakdown- Generally, the present invention creates an intermediate voltage that is below the high voltage level, Vep, to drive the top N-channel transistor MXUO.
FIG. 4 illustrates a high voltage conversion circuit 400 incorporating features of the present invention. As shown in FIG. 4, the high voltage conversion circuit 400 includes sets of pairs of transistors, MP4 and MP5, MP7 and MP8, and MXUO and MXUl, in a similar manner to the modified high voltage conversion circuit 300 of FIG. 3. In order to be able to pass Vdd to the output of the high voltage conversion circuit 400, the transistors MXUO and MXUl are gated by a higher voltage.
-A- The present invention recognizes, however, that if the transistors MXUO and MXUl were gated by the high voltage level, Vep, the transistor MXUl would be subject to a gated diode breakdown condition. According to one aspect of the present invention, MXUO is gated to a voltage level that is at least one N-channel threshold, Vtn, below Vep, using an input voltage level, nprot. In this manner, the source voltage of MXUO will be at least one N-channel threshold, Vtn, lower than the input voltage level, nprot, and the drain voltage Nd of MXUl can be limited to less than the breakdown voltage, Vbreakdown- An exemplary circuit for generating the input voltage level, nprot, is discussed below in conjunction with FIG. 5. Generally, the input voltage level, nprot, should be at least one Ν-channel threshold, Vta, above the bottom rail voltage (i.e., to turn on MXUO and pass the bottom rail voltage to the output) and at least below the breakdown voltage, Vbreakdown, plus one Ν-channel threshold, Vto,. In this manner, the high voltage conversion circuit 400 can pass the bottom rail voltage to the output and also protect transistor MXUl from gated-diode breakdown.
In one exemplary embodiment where the high voltage conversion circuit 400 generates the necessary voltages for a non-volatile memory, and the high voltage level, Vep, is 12 volts for an erase mode and 10 volts for a program mode, the input voltage level, nprot, is set in the high voltage mode to a value that is two Ν-channel thresholds, 2Vtn, below Vep, which is adequate to pass the bottom rail voltage during an erase mode, while still avoiding a gated diode breakdown condition on transistor MXUl in both program and erase modes. In a low voltage mode for a non-volatile memory implementation, the input voltage level, nprot, is set to a value that is one Ν-channel threshold, Vm, below Vdd-
In order to be able to switch between 12 volts and the bottom rail voltage of Vdd n an erase mode in a non-volatile memory, however, the source voltage of MXUO must be raised to Vdd- Thus, the high voltage conversion circuit 400 also receives an input signal, bottomrail, that is connected to the source of transistor MXUl and can generally vary between 0 volts and the bottom rail voltage of Vdd- FIG. 5 is a circuit diagram of an exemplary nprot generation circuit 500. In an exemplary embodiment, the input voltage level, nprot, is two Ν-channel thresholds, 2Vtn, below Vep, in a high voltage mode (i.e., during program or erase, when the output must be 10 or 12 volts, respectively), and is one Ν- channel threshold, Vm, below Vdd, in a low voltage mode (i.e., in a normal mode, when the output must be Vdd). As shown in FIG. 5, in a high voltage mode, , the transistors MX20 ands MX22 are operative to drop the high voltage level, Vep, by two N-channel thresholds, 2Vta, to generate the voltage level, nprot. If the N-channel threshold, Vn, is assumed to be 1.0 volts, the voltage level, nprot, will be 8 volts during a program mode and 10 volts during an erase mode, for an exemplary non-volatile memory application. This results in an N-channel Vd on MXUl of 7 volts during a program mode and 9 volts during an erase mode, which are below the breakdown voltage, Vbreakdo n, of 10 volts. At the end of a high voltage mode, it is necessary to discharge the voltage level, nprot, as well as the high voltage level, Vep. Transistors MX210 and MX25 will start to pull down the value of the voltage "nprot" when the high voltage level, Vep, falls two N-channel thresholds, 2Vtn, below the voltage "nprot," which is low enough value of Vep to begin to remove the N-channel protection provided by the present invention.
In a low voltage mode, the value of "nprot" is limited to one N-channel threshold, Vta, below Vdd by the transistor MX214. While the value of nprot may float to a somewhat higher voltage level, as there is no current to pull it down during normal operation, the floating voltage level will not have a detrimental impact on circuit operation. h order to keep the value of nprot from floating to a higher voltage level than desired in a high voltage mode, due to a snapback condition if Vds exceeds 5 volts, the nprot generation circuit 500 may employ stacks of diode-connected N-channel transistors MX215, MX217, MX218 or MX219-MX223 to divide the nprot voltage between the multiple transistors in the stack. The stacked transistors pull a small current of .5 μA, mirrored from the input ip5unprot, from nprot during the program and erase modes, to ensure that MX20 and MX22 remain in an ON condition. In a program mode, Vep is equal to 10 volts, and the value of nprot is on the order of 8 volts (assuming each of the two N-channel voltage tliresholds is 1 volt), which is divided across the three transistors MX215, MX217, MX218. In an erase mode, Vep is approximately equal to 12 volts, and the value of nprot is on the order of 10 volts, which is divided across the five transistors MX219-MX223. In this manner, a snapback condition is avoided.
It is to be understood that the embodiments and variations shown and described herein are merely illustrative of the principles of this invention and that various modifications may be implemented by those skilled in the art without departing from the scope and spirit of the invention.

Claims

We claim:
1. A method for avoiding gated diode breakdown in a voltage conversion circuit having at least two N-channel output driver transistors in series, said voltage conversion circuit capable of switching between a high voltage level and a lower rail voltage in a high voltage mode, said method comprising the steps of: providing a logic input value to select between said high voltage level and said lower rail voltage; and gating one of said at least two N-channel output driver transistors in said high voltage mode with an intermediate voltage level that is between one transistor threshold above said lower rail voltage and one transistor threshold above a breakdown voltage of said at least two N-channel output driver transistors.
2. The method of claim 1, wherein said intermediate voltage level is at least one transistor threshold level below said high voltage level in said high voltage mode.
3. The method of claim 1, wherein said intermediate voltage level is at least one transistor threshold level above said lower rail voltage in a high voltage mode.
4. The method of claim 1, further comprising the step of applying an input signal to a source of a second one of said at least two N-channel output driver transistors.
5. The method of claim 4, wherein said input signal is normally ground.
6. The method of claim 5, wherein said input signal is switched to said lower rail voltage.
7. The method of claim 1, wherein said intermediate voltage level is generated in said high voltage mode by dropping said high voltage level across at least one N-channel transistor.
8. The method of claim 7, further comprising the step of discharging said intermediate voltage level following said high voltage mode.
9. The method of claim 1, wherein said gating step further comprises the step of preventing a snapback condition when generating said intermediate voltage level.
10. The method of claim 7, further comprising the step of employing a plurality of stacked transistors to pull a small current from said intermediate voltage level to ensure that said at least one N-channel transistor remains in an ON condition.
11. The method of claim 10, wherein said small current is generated by a current source.
12. The method of claim 1, wherein said lower rail voltage is equal to a positive voltage level or ground.
13. A voltage conversion circuit capable of switching between a high voltage level and a lower rail voltage in a high voltage mode, comprising: at least two N-channel output driver transistors in series; a logic input that selects between said high voltage level and said lower rail voltage; and at least one of said at least two N-channel output driver transistors gated by an intermediate voltage level between one transistor threshold above said lower rail voltage and one transistor threshold above a breakdown voltage of said at least two N-channel output driver transistors.
14. The voltage conversion circuit of claim 13, wherein said intermediate voltage level is at least one transistor threshold level below said high voltage level in said high voltage mode.
15. The voltage conversion circuit of claim 13, wherein said intermediate voltage level is at least one transistor threshold level above said lower rail voltage in a high voltage mode.
16. The voltage conversion circuit of claim 13, further comprising an input signal applied to a source of a second one of said at least two N-channel output driver transistors.
17. The voltage conversion circuit of claim 16, wherein said input signal is nonnally ground.
18. The voltage conversion circuit of claim 17, wherein said input signal is switched to said lower rail voltage.
19. The voltage conversion circuit of claim 13, wherein said lower rail voltage is equal to a positive voltage level or ground.
20. The voltage conversion circuit of claim 13, wherein said intermediate voltage level is generated in said high voltage mode by dropping said high voltage level across at least one N-channel transistor.
21. The voltage conversion circuit of claim 20, further comprising a plurality of stacked transistors to pull a small current from said intermediate voltage level to ensure that said at least one N-channel transistor remains in an ON condition.
22. A voltage conversion circuit capable of switching between a high voltage level and a lower rail voltage in a high voltage mode, comprising: at least two N-channel output driver transistors in series; a logic input that selects between said high voltage level and said lower rail voltage; and at least one of said at least two N-channel output driver transistors gated by an intermediate voltage level that is at least one N-channel threshold below said high voltage level.
23. The voltage conversion circuit of claim 22, further comprising an input signal applied to a source of a second one of said at least two N-channel output driver transistors.
24. The voltage conversion circuit of claim 23, wherein said input signal is normally ground.
25. The voltage conversion circuit of claim 23, wherein said input signal is switched to said lower rail voltage.
26. The voltage conversion circuit of claim 22, wherein said lower rail voltage is equal to a positive voltage level or ground.
PCT/US2003/041594 2003-01-08 2003-12-29 Method and apparatus for avoiding gated diode breakdown in transistor circuits Ceased WO2004064253A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2003300086A AU2003300086A1 (en) 2003-01-08 2003-12-29 Method and apparatus for avoiding gated diode breakdown in transistor circuits

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/338,551 2003-01-08
US10/338,551 US7132873B2 (en) 2003-01-08 2003-01-08 Method and apparatus for avoiding gated diode breakdown in transistor circuits

Publications (1)

Publication Number Publication Date
WO2004064253A1 true WO2004064253A1 (en) 2004-07-29

Family

ID=32681476

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/041594 Ceased WO2004064253A1 (en) 2003-01-08 2003-12-29 Method and apparatus for avoiding gated diode breakdown in transistor circuits

Country Status (3)

Country Link
US (1) US7132873B2 (en)
AU (1) AU2003300086A1 (en)
WO (1) WO2004064253A1 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6804502B2 (en) 2001-10-10 2004-10-12 Peregrine Semiconductor Corporation Switch circuit and method of switching radio frequency signals
JP4659826B2 (en) 2004-06-23 2011-03-30 ペレグリン セミコンダクター コーポレーション RF front-end integrated circuit
US9653601B2 (en) 2005-07-11 2017-05-16 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction
US8742502B2 (en) 2005-07-11 2014-06-03 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction
US7910993B2 (en) 2005-07-11 2011-03-22 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink
US7890891B2 (en) 2005-07-11 2011-02-15 Peregrine Semiconductor Corporation Method and apparatus improving gate oxide reliability by controlling accumulated charge
USRE48965E1 (en) 2005-07-11 2022-03-08 Psemi Corporation Method and apparatus improving gate oxide reliability by controlling accumulated charge
US20080076371A1 (en) 2005-07-11 2008-03-27 Alexander Dribinsky Circuit and method for controlling charge injection in radio frequency switches
US7960772B2 (en) 2007-04-26 2011-06-14 Peregrine Semiconductor Corporation Tuning capacitance to enhance FET stack voltage withstand
JP5417346B2 (en) 2008-02-28 2014-02-12 ペレグリン セミコンダクター コーポレーション Method and apparatus for use in digitally tuning a capacitor in an integrated circuit element
US8723260B1 (en) 2009-03-12 2014-05-13 Rf Micro Devices, Inc. Semiconductor radio frequency switch with body contact
US9590674B2 (en) 2012-12-14 2017-03-07 Peregrine Semiconductor Corporation Semiconductor devices with switchable ground-body connection
US20150236748A1 (en) 2013-03-14 2015-08-20 Peregrine Semiconductor Corporation Devices and Methods for Duplexer Loss Reduction
US9406695B2 (en) 2013-11-20 2016-08-02 Peregrine Semiconductor Corporation Circuit and method for improving ESD tolerance and switching speed
US9831857B2 (en) 2015-03-11 2017-11-28 Peregrine Semiconductor Corporation Power splitter with programmable output phase shift
US9948281B2 (en) 2016-09-02 2018-04-17 Peregrine Semiconductor Corporation Positive logic digitally tunable capacitor
JP7075172B2 (en) * 2017-06-01 2022-05-25 エイブリック株式会社 Reference voltage circuit and semiconductor device
US10505530B2 (en) 2018-03-28 2019-12-10 Psemi Corporation Positive logic switch with selectable DC blocking circuit
US10236872B1 (en) 2018-03-28 2019-03-19 Psemi Corporation AC coupling modules for bias ladders
US10886911B2 (en) 2018-03-28 2021-01-05 Psemi Corporation Stacked FET switch bias ladders
US11476849B2 (en) 2020-01-06 2022-10-18 Psemi Corporation High power positive logic switch

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5576635A (en) * 1995-02-14 1996-11-19 Advanced Micro Devices, Inc. Output buffer with improved tolerance to overvoltage

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2034937B (en) * 1978-11-14 1983-01-06 Philips Electronic Associated Regulated power supply
US4868415A (en) * 1988-05-16 1989-09-19 Motorola, Inc. Voltage level conversion circuit
US4929855A (en) * 1988-12-09 1990-05-29 Grumman Corporation High frequency switching device
US5012123A (en) * 1989-03-29 1991-04-30 Hittite Microwave, Inc. High-power rf switching system
US5504444A (en) * 1994-01-24 1996-04-02 Arithmos, Inc. Driver circuits with extended voltage range
US5737612A (en) * 1994-09-30 1998-04-07 Cypress Semiconductor Corp. Power-on reset control circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5576635A (en) * 1995-02-14 1996-11-19 Advanced Micro Devices, Inc. Output buffer with improved tolerance to overvoltage

Also Published As

Publication number Publication date
AU2003300086A1 (en) 2004-08-10
US7132873B2 (en) 2006-11-07
US20040130376A1 (en) 2004-07-08

Similar Documents

Publication Publication Date Title
US7132873B2 (en) Method and apparatus for avoiding gated diode breakdown in transistor circuits
US7590000B2 (en) Non-volatile programmable memory cell for programmable logic array
US8218377B2 (en) Fail-safe high speed level shifter for wide supply voltage range
KR101926607B1 (en) Clamping Circuit, Semiconductor having the same and Clamping method thereof
US5420798A (en) Supply voltage detection circuit
US7508639B2 (en) Input/output devices with robustness of ESD protection
US6054888A (en) Level shifter with protective limit of voltage across terminals of devices within the level shifter
US7672103B2 (en) Circuit having low operating voltage for protecting semiconductor device from electrostatic discharge
US7619862B2 (en) Electrostatic discharge protection circuit for high voltage input pad
US5528447A (en) 5-volt tolerant bi-directional i/o pad for 3-volt-optimized integrated circuits
EP1389832B1 (en) 5 volt tolerant IO scheme using low-voltage devices
KR100357279B1 (en) Pull-up circuit and semiconductor device using the same
JP3481495B2 (en) Integrated circuit including CMOS input buffer protection circuit
US20120081165A1 (en) High voltage tolerative driver
US20060268478A1 (en) Methods and Apparatus for Electrostatic Discharge Protection in a Semiconductor Circuit
US6081152A (en) Output buffer with protective limit of voltage across terminals of devices within the output buffer
JP3227946B2 (en) Level conversion circuit
US8817432B2 (en) Power switch embedded in ESD PAD
US5939932A (en) High-output voltage generating circuit for channel breakdown prevention
US20020125919A1 (en) Switching circuit utilizing a high voltage transistor protection technique for integrated circuit devices incorporating dual supply voltage sources
US6861874B1 (en) Input/output buffer
US6838915B2 (en) Input and output circuit of semiconductor device
EP0748535A1 (en) Improved supply voltage detection circuit
JP2752680B2 (en) Overvoltage absorption circuit of semiconductor integrated circuit device
US20060267414A1 (en) Cascode protected negative voltage switching

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP