WO2004059448A3 - Packet inspection - Google Patents

Packet inspection Download PDF

Info

Publication number
WO2004059448A3
WO2004059448A3 PCT/US2003/041336 US0341336W WO2004059448A3 WO 2004059448 A3 WO2004059448 A3 WO 2004059448A3 US 0341336 W US0341336 W US 0341336W WO 2004059448 A3 WO2004059448 A3 WO 2004059448A3
Authority
WO
WIPO (PCT)
Prior art keywords
packet inspection
packets
network interface
module
inspection module
Prior art date
Application number
PCT/US2003/041336
Other languages
French (fr)
Other versions
WO2004059448A2 (en
Inventor
Livio Ricciulli
Original Assignee
Metanetworks Inc
Livio Ricciulli
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/741,235 external-priority patent/US7468979B2/en
Application filed by Metanetworks Inc, Livio Ricciulli filed Critical Metanetworks Inc
Priority to AU2003299960A priority Critical patent/AU2003299960A1/en
Publication of WO2004059448A2 publication Critical patent/WO2004059448A2/en
Publication of WO2004059448A3 publication Critical patent/WO2004059448A3/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00Arrangements for monitoring or testing data switching networks
    • H04L43/02Capturing of monitoring data
    • H04L43/028Capturing of monitoring data by filtering
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00Network architectures or network communication protocols for network security
    • H04L63/02Network architectures or network communication protocols for network security for separating internal from external traffic, e.g. firewalls
    • H04L63/0227Filtering policies
    • H04L63/0245Filtering by information in the payload

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

A packet inspection apparatus (fig.2) is described. In one embodiment, the packet inspection apparatus comprises a packet inspection module (201) to compare data from one or more packets of multiple packets with one or more signatures to identify a match, and at least one network interface modules (205) coupled to the packet inspection module. The network interface module has two ports for forwarding full-duplex traffic therebetween, where the traffic includes packets. The one or more network interface modules forward the packets to the packet inspection module and blocks one or more packets in response to an indication from the packet inspection module.
PCT/US2003/041336 2002-12-20 2003-12-22 Packet inspection WO2004059448A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2003299960A AU2003299960A1 (en) 2002-12-20 2003-12-22 Packet inspection

Applications Claiming Priority (12)

Application Number Priority Date Filing Date Title
US43585502P 2002-12-20 2002-12-20
US60/435,855 2002-12-20
US46211803P 2003-04-09 2003-04-09
US60/462,118 2003-04-09
US51579203P 2003-10-29 2003-10-29
US60/515,792 2003-10-29
US10/741,235 US7468979B2 (en) 2002-12-20 2003-12-19 Layer-1 packet filtering
US10/742,284 2003-12-19
US10/741,235 2003-12-19
US10/742,284 US7584303B2 (en) 2002-12-20 2003-12-19 Lossless, stateful, real-time pattern matching with deterministic memory resources
US10/741,947 2003-12-19
US10/741,947 US7577758B2 (en) 2002-12-20 2003-12-19 Hardware support for wire-speed, stateful matching and filtration of network traffic

Publications (2)

Publication Number Publication Date
WO2004059448A2 WO2004059448A2 (en) 2004-07-15
WO2004059448A3 true WO2004059448A3 (en) 2005-02-17

Family

ID=32686409

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/041336 WO2004059448A2 (en) 2002-12-20 2003-12-22 Packet inspection

Country Status (2)

Country Link
AU (1) AU2003299960A1 (en)
WO (1) WO2004059448A2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7499412B2 (en) * 2005-07-01 2009-03-03 Net Optics, Inc. Active packet content analyzer for communications network
US7953092B2 (en) * 2009-04-08 2011-05-31 Ixia Traffic receiver using parallel capture engines
EP2330791B1 (en) * 2009-11-30 2012-10-17 Fujitsu Semiconductor Limited Message reception
US11153334B2 (en) * 2019-04-09 2021-10-19 Arbor Networks, Inc. Automatic detection of malicious packets in DDoS attacks using an encoding scheme

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5606668A (en) * 1993-12-15 1997-02-25 Checkpoint Software Technologies Ltd. System for securing inbound and outbound data packet flow in a computer network
US6092110A (en) * 1997-10-23 2000-07-18 At&T Wireless Svcs. Inc. Apparatus for filtering packets using a dedicated processor
US6363077B1 (en) * 1998-02-13 2002-03-26 Broadcom Corporation Load balancing in link aggregation and trunking
US6510509B1 (en) * 1999-03-29 2003-01-21 Pmc-Sierra Us, Inc. Method and apparatus for high-speed network rule processing

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5606668A (en) * 1993-12-15 1997-02-25 Checkpoint Software Technologies Ltd. System for securing inbound and outbound data packet flow in a computer network
US6092110A (en) * 1997-10-23 2000-07-18 At&T Wireless Svcs. Inc. Apparatus for filtering packets using a dedicated processor
US6363077B1 (en) * 1998-02-13 2002-03-26 Broadcom Corporation Load balancing in link aggregation and trunking
US6510509B1 (en) * 1999-03-29 2003-01-21 Pmc-Sierra Us, Inc. Method and apparatus for high-speed network rule processing

Also Published As

Publication number Publication date
AU2003299960A1 (en) 2004-07-22
WO2004059448A2 (en) 2004-07-15
AU2003299960A8 (en) 2004-07-22

Similar Documents

Publication Publication Date Title
CA2460530A1 (en) Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers
WO2001067787A3 (en) Method and apparatus for participating in group communication services in an existing communication system
WO2002003170A3 (en) System, method and switch for an mpls network and an atm network
WO2004019562A8 (en) Store and forward switch device, system and method
WO2006072052A3 (en) System for protecting identity in a network environment
AU2002250599A1 (en) Transport multiplexer management and control
WO2007134023A3 (en) Portable firewall
CA2446239A1 (en) Ethernet protection system
WO2001090843A3 (en) A network device for supporting multiple upper layer network protocols over a single network connection
WO2004097594A3 (en) Multiple packet routing system (mprs)
CA2282159A1 (en) Packet forwarding apparatus with a flow detection table
WO2001047186A3 (en) Bandwidth management system
WO2006014590A3 (en) A network device architecture for centralized packet processing
EP0993152A3 (en) Switching device with multistage queuing scheme
EP1363428A3 (en) In-band flow control methods for communications systems
FI20002477A (en) A method for intercepting network packets on a computer device
EP1802037A3 (en) System and method for measuring network performance using real network traffic
AU2002328419A1 (en) Semiconductor circuit device, packet processing method, management system, management method, and packet processing method
WO2000002347A3 (en) System and method for switching packets in a network
WO2004114569A3 (en) Optimizing link throughput associated with non-congestion loss
AU5098300A (en) An element for a communications system
WO2006045057A3 (en) System and method for processing rx packets in high speed network applications using an rx fifo buffer
WO2004045168A3 (en) Flow control in a network environment
WO2002082782A3 (en) System and method for intercepting telecommunications
ATE421823T1 (en) INTEGRATED CIRCUIT AND METHOD FOR PACKET SWITCHING CONTROL

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP