WO2004051403A3 - Method, apparatus, and system for routing - Google Patents

Method, apparatus, and system for routing Download PDF

Info

Publication number
WO2004051403A3
WO2004051403A3 PCT/US2003/036873 US0336873W WO2004051403A3 WO 2004051403 A3 WO2004051403 A3 WO 2004051403A3 US 0336873 W US0336873 W US 0336873W WO 2004051403 A3 WO2004051403 A3 WO 2004051403A3
Authority
WO
WIPO (PCT)
Prior art keywords
regions
path
region
sub
search
Prior art date
Application number
PCT/US2003/036873
Other languages
French (fr)
Other versions
WO2004051403A2 (en
Inventor
Jonathan Frankle
Andrew Caldwell
Etienne Jacques
Steven Teig
Original Assignee
Cadence Design Systems Inc
Jonathan Frankle
Andrew Caldwell
Etienne Jacques
Steven Teig
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/334,689 external-priority patent/US7171635B2/en
Priority claimed from US10/334,692 external-priority patent/US7047513B2/en
Priority claimed from US10/335,093 external-priority patent/US7003752B2/en
Application filed by Cadence Design Systems Inc, Jonathan Frankle, Andrew Caldwell, Etienne Jacques, Steven Teig filed Critical Cadence Design Systems Inc
Priority to AU2003302531A priority Critical patent/AU2003302531A1/en
Publication of WO2004051403A2 publication Critical patent/WO2004051403A2/en
Publication of WO2004051403A3 publication Critical patent/WO2004051403A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • G06F30/3947—Routing global

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

Some embodiments search for a three-dimensionnal global path between first and second sets of routable elements in a region of layout that has multiple layers (920). These embodiments partition the region into several sub-region (105). They then perform a path search to identify a path between a first set of sub-regions that contains the first-set elements and a second set of sub-regions that contain a second-set element (2720). During the path search, these embodiments explore expansions along Manhattan and nonManhattan routing directions between the su-regions on a plurality of layer (3020).
PCT/US2003/036873 2002-11-18 2003-11-18 Method, apparatus, and system for routing WO2004051403A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2003302531A AU2003302531A1 (en) 2002-11-18 2003-11-18 Method, apparatus, and system for routing

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
US42713102P 2002-11-18 2002-11-18
US60/427,131 2002-11-18
US10/334,689 US7171635B2 (en) 2002-11-18 2002-12-31 Method and apparatus for routing
US10/334,692 2002-12-31
US10/334,692 US7047513B2 (en) 2002-11-18 2002-12-31 Method and apparatus for searching for a three-dimensional global path
US10/334,689 2002-12-31
US10/335,093 2002-12-31
US10/335,093 US7003752B2 (en) 2002-11-18 2002-12-31 Method and apparatus for routing

Publications (2)

Publication Number Publication Date
WO2004051403A2 WO2004051403A2 (en) 2004-06-17
WO2004051403A3 true WO2004051403A3 (en) 2005-06-30

Family

ID=32475695

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/036873 WO2004051403A2 (en) 2002-11-18 2003-11-18 Method, apparatus, and system for routing

Country Status (2)

Country Link
AU (1) AU2003302531A1 (en)
WO (1) WO2004051403A2 (en)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
DAS ET AL.: "Channel routing in Manhattan-Diagonal model", IEEE, 1995, pages 43 - 48, XP010157096 *

Also Published As

Publication number Publication date
AU2003302531A8 (en) 2004-06-23
AU2003302531A1 (en) 2004-06-23
WO2004051403A2 (en) 2004-06-17

Similar Documents

Publication Publication Date Title
WO1999052049A3 (en) Method of designing a constraint-driven integrated circuit layout
WO2002046975A3 (en) Routing method and apparatus
DE602004028139D1 (en) EFFICIENT SYSTEM MANAGEMENT SYNCHRONIZATION AND MEMORIZATION
WO2004019231A3 (en) Web services apparatus and methods
JPS62198133A (en) Disposing method for logic cell of semiconductor logic integrated circuit
TW373256B (en) A semiconductor device having discontinuous insulating regions and the manufacturing method thereof
FI980516A0 (en) Saekrat kopplingsarrangemang
DE59804929D1 (en) DEVICE FOR CAPILLARY LIQUID TRANSPORT
ES2174593T3 (en) DEPOSITION DEVICE OF GOTITAS AND MANUFACTURING METHOD.
WO2004109774A3 (en) Selective reference plane bridge(s) on folded package
WO2004051403A3 (en) Method, apparatus, and system for routing
US20080282218A1 (en) Method for Designing Mask
DE69113369T2 (en) Gas routing system for closely adjacent placement nozzles.
WO2003088098A3 (en) Method and apparatus for routing an integrated circuit
TW346664B (en) Mixed-mode IC separated spacer structure and process for producing the same
TW200507229A (en) Overlay metrology mark
AU2003260212A1 (en) Method and apparatus for processing arbitrary key bit length encryption operations with similar efficiencies
CN106776015A (en) A kind of concurrent program task processing method and its device
WO2002071483A3 (en) Conductor track arrangement and method for producing a conductor track arrangement
US6588003B1 (en) Method of control cell placement for datapath macros in integrated circuit designs
WO2005122027A3 (en) Local preferred direction routing and layout generation
TW200513930A (en) Method for checking test points of printed circuit board layout text data before the printed circuit board layout map being plotted
KR960012282A (en) Wafers and Die Manufacturing Methods with Repeatable Pattern Dies
JP2008305946A (en) Chip layout design method and common library cell
JP2009026036A (en) Rc extraction technology file automatic controller

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP