WO2004040784A3 - Complementary code decoding by reduced sized circuits - Google Patents

Complementary code decoding by reduced sized circuits Download PDF

Info

Publication number
WO2004040784A3
WO2004040784A3 PCT/US2003/035434 US0335434W WO2004040784A3 WO 2004040784 A3 WO2004040784 A3 WO 2004040784A3 US 0335434 W US0335434 W US 0335434W WO 2004040784 A3 WO2004040784 A3 WO 2004040784A3
Authority
WO
WIPO (PCT)
Prior art keywords
correlation
complementary code
parallelized
correlator circuit
code decoding
Prior art date
Application number
PCT/US2003/035434
Other languages
French (fr)
Other versions
WO2004040784A2 (en
Inventor
Uwe Eckhardt
Eric Sachse
Ingo Kuhn
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE10250891A external-priority patent/DE10250891B4/en
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Priority to AU2003291349A priority Critical patent/AU2003291349A1/en
Publication of WO2004040784A2 publication Critical patent/WO2004040784A2/en
Publication of WO2004040784A3 publication Critical patent/WO2004040784A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/7073—Synchronisation aspects
    • H04B1/7075—Synchronisation aspects with code phase acquisition
    • H04B1/708—Parallel implementation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/709—Correlator structure
    • H04B1/7093—Matched filter type
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L23/00—Apparatus or local circuits for systems other than those covered by groups H04L15/00 - H04L21/00
    • H04L23/02—Apparatus or local circuits for systems other than those covered by groups H04L15/00 - H04L21/00 adapted for orthogonal signalling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/709—Correlator structure
    • H04B1/7093—Matched filter type
    • H04B2001/70935—Matched filter type using a bank of matched fileters, e.g. Fast Hadamard Transform
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J13/00—Code division multiplex systems
    • H04J13/0007—Code type
    • H04J13/004—Orthogonal
    • H04J13/0048—Walsh

Abstract

A complementary code decoder technique is provided where the encoded input data is first parallelized. From the parallelized data, correlation values are generated by a correlator circuit that is capable of changing its correlation characteristics depending on at least one control signal. Different control signals are sequentially provided to the correlator circuit thereby driving the correlator circuit to sequentially generate multiple correlation values from the parallelized data, based on different correlation characteristics. From the multiple correlation values, the correlation value that represents the optimum correlation is identified. This technique significantly reduces the gate count of the decoder structure, thus saving chip area and manufacturing costs.
PCT/US2003/035434 2002-10-31 2003-10-27 Complementary code decoding by reduced sized circuits WO2004040784A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2003291349A AU2003291349A1 (en) 2002-10-31 2003-10-27 Complementary code decoding by reduced sized circuits

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE10250891A DE10250891B4 (en) 2002-10-31 2002-10-31 Complementary code decoding by circuits of reduced size
DE10250891.7 2002-10-31
US10/464,965 2003-06-19
US10/464,965 US7184496B2 (en) 2002-10-31 2003-06-19 Complementary code decoding by reduced sized circuits

Publications (2)

Publication Number Publication Date
WO2004040784A2 WO2004040784A2 (en) 2004-05-13
WO2004040784A3 true WO2004040784A3 (en) 2004-06-24

Family

ID=32231870

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/035434 WO2004040784A2 (en) 2002-10-31 2003-10-27 Complementary code decoding by reduced sized circuits

Country Status (2)

Country Link
AU (1) AU2003291349A1 (en)
WO (1) WO2004040784A2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000307548A (en) * 1999-04-22 2000-11-02 Iwatsu Electric Co Ltd Radio transmitting method and radio transmitting device for digital information
EP1178630A1 (en) * 2000-07-31 2002-02-06 Lucent Technologies Inc. Wireless LAN with enhanced carrier sensing
EP1207657A1 (en) * 2000-11-20 2002-05-22 Lucent Technologies Inc. Detection method for phase-modulated CCK symbols with a correlator-bank

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000307548A (en) * 1999-04-22 2000-11-02 Iwatsu Electric Co Ltd Radio transmitting method and radio transmitting device for digital information
US6546041B1 (en) * 1999-04-22 2003-04-08 Iwatsu Electric Co., Ltd. Radio transmission method and apparatus for digital information
EP1178630A1 (en) * 2000-07-31 2002-02-06 Lucent Technologies Inc. Wireless LAN with enhanced carrier sensing
EP1207657A1 (en) * 2000-11-20 2002-05-22 Lucent Technologies Inc. Detection method for phase-modulated CCK symbols with a correlator-bank

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
HEEG M: "VERNETZUNG OHNE SCHNUR. NEUER CHIPSATZ BESCHLEUNIGT LOKALE FUNKNETZE AUF 11 MBIT/S", ELEKTRONIK, FRANZIS VERLAG GMBH. MUNCHEN, DE, vol. 48, no. 10, 18 May 1999 (1999-05-18), pages 68 - 74, XP000896534, ISSN: 0013-5658 *

Also Published As

Publication number Publication date
AU2003291349A8 (en) 2004-05-25
AU2003291349A1 (en) 2004-05-25
WO2004040784A2 (en) 2004-05-13

Similar Documents

Publication Publication Date Title
EP3249808B1 (en) System and method of enabling a signal processing device in a relatively fast manner to process a low duty cycle signal
EP1357601A3 (en) Power integrated circuit with distributed gate driver
WO2006107409A3 (en) Decoding circuit for non-binary groups of memory line drivers
DE60218068D1 (en) SIGNAL CODING
WO2002037687A3 (en) Method of performing huffman decoding
WO2003094498A3 (en) Deblocking filter conditioned on pixel brightness
DE60227082D1 (en) TAKE-BACK RECOVERY CIRCUIT WITH SELECTABLE PHASE CONTROL
WO2004061635A3 (en) Adaptive power control
JP2002325019A5 (en)
WO2002093745A3 (en) Reconfigurable logic device
WO2003009475A3 (en) Line driver
WO2003091905A3 (en) Generic data stream description
WO1995016322A3 (en) Noise reduction
EP1312091B8 (en) Memory device and method having data path with multiple prefetch i/o configurations
KR20060096696A (en) Output driver in semiconductor device
WO2002043315A3 (en) Rate one coding and decoding methods and systems
TW200508714A (en) Semiconductor circuit
WO2003081671A3 (en) Logic components from organic field effect transistors
WO2004040784A3 (en) Complementary code decoding by reduced sized circuits
WO2003090451A3 (en) Hdtv trellis decoder architecture
WO2001067609A3 (en) High speed logic family
JP2000149570A5 (en)
WO2004006451A8 (en) Data transmission method and arrangement
ATE453958T1 (en) INTEGRATED CIRCUIT WITH EXTERNAL SWITCHING FUNCTIONALITY
WO2002045266A3 (en) Receiver immune to slope-reversal noise

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP