WO2004027964A1 - Power factor precompensator - Google Patents

Power factor precompensator Download PDF

Info

Publication number
WO2004027964A1
WO2004027964A1 PCT/GB2003/003989 GB0303989W WO2004027964A1 WO 2004027964 A1 WO2004027964 A1 WO 2004027964A1 GB 0303989 W GB0303989 W GB 0303989W WO 2004027964 A1 WO2004027964 A1 WO 2004027964A1
Authority
WO
WIPO (PCT)
Prior art keywords
input current
circuit
track
controller
function
Prior art date
Application number
PCT/GB2003/003989
Other languages
French (fr)
Inventor
Alessandro Astolfi
Dimitrios Karagiannis
Romeo Ortega
Original Assignee
Imperial College Innovations Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Imperial College Innovations Limited filed Critical Imperial College Innovations Limited
Priority to AU2003269141A priority Critical patent/AU2003269141A1/en
Publication of WO2004027964A1 publication Critical patent/WO2004027964A1/en

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/42Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208Arrangements for improving power factor of AC input
    • H02M1/4233Arrangements for improving power factor of AC input using a bridge converter comprising active switches
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P80/00Climate change mitigation technologies for sector-wide applications
    • Y02P80/10Efficient use of energy, e.g. using compressed air or pressurized fluid as energy carrier

Definitions

  • the present invention relates to a particular class of AC-DC converters known as power factor precompensators.
  • the invention relates to a precompensator using pulse- width modulation (PWM).
  • PWM pulse- width modulation
  • PFP Power factor precompensators
  • the control objective is twofold.
  • the input current should track a sinusoidal reference signal that is in phase with the input voltage.
  • the output voltage should be driven to a desired constant level.
  • An additional requirement is robustness against variation of the system parameters and in particular of the load, which is usually unknown.
  • a method of controlling a power factor precompensator circuit comprising causing an input current (x 7 ) to the circuit to track a reference value (xj *) comprising a sinusoidal wave (sin( ⁇ t)) of variable amplitude (I d ), the amplitude being arranged to adapt with time as a function of an output characteristic of the circuit.
  • a power factor precompensator circuit is operated by the method set out above.
  • a power factor precompensator circuit having a full bridge with complementary pairs of transistor-diode switches, pulse-width modulation being applied to the switches to control the input current according to a method as set out above.
  • Figure 1 shows a full-bridge boost PFP circuit in accordance with the preferred embodiment of the invention.
  • the switching signal ⁇ is generated by a PWM circuit and takes values in the finite set ⁇ -1,1 ⁇ .
  • the averaged model of the PFP can be obtained using Kirchhoff s laws and is given by the equations
  • v t (t) Esin ( ⁇ t) is the source voltage
  • x t is the input (inductor) current
  • x 2 > 0 is the output (capacitor) voltage
  • u e [-1, 1] is the duty ratio of the PWM. Note that the exact model of the PFP is described by the same equations, if we replace u with ⁇ .
  • x 2 * (t) consists only of a DC term and a second-order harmonic, which can be neglected, since in practice its amplitude is much smaller than the DC term.
  • Vj The average of x 2 (t), denoted by Vj, is given by
  • the input current in Figure 1 may be regulated by a variety of different controllers.
  • any of the following controllers may be used: • Passivity-Based Controller (PB)
  • both of these adaptation schemes relies on the previously- mentioned novel approach of having the current track some reference alue of unknown amplitude, which depends on both R and r.
  • the input current is constrained to take the form defined in equation (3), with I d defined by equation (8). This allows us to achieve both control objectives, namely unit power factor and output voltage regulation even in situations where the j load R is either unknown or time-varying.
  • the adaptation schemes described are also capable of handling variations in the internal resistance r of the voltage generator.
  • the difference between the controller (18) and a conventional PI is that here the integral gain is not a constant, but a (nonlinear) function of x . In particular, it is proportional to the ratio E/x 2 . Approximating this ratio by a constant results in the industry-standard PI controller.
  • the main advantage of the I&I method is that it relies only on BIBS stability. In this case, we have seen that the trajectories of (l)-(2) are bounded regardless of the input. Hence, the I&I adaptation can be used in conjunction with any
  • ⁇ stabilising control law u(x 1: x 2 ,r,l/R) which can thus be replaced by u(x ⁇ ,x 2 ⁇ + ⁇ j, + ⁇ where ⁇ h ⁇ 2 and ⁇ h ⁇ 2 are given by (19)-(20) and (21)-(22) respectively.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

A power factor precompensator uses pulse-width modulation control techniques to regulate an output voltage to a desired constant level in the presence of variations in the load, while retaining a unit power factor at the input. This is achieved by forcing the input current to follow the input voltage both in frequency and in phase while tat the same time providing an adaptation scheme which operates either on the input current amplitude, or upon the load resistance and the internal resistance.

Description

Power Factor Precompensator
The present invention relates to a particular class of AC-DC converters known as power factor precompensators. The invention relates to a precompensator using pulse- width modulation (PWM).
Power factor precompensators (PFP) are an important class of switched AC- DC converters. As their name suggests, their main function is to achieve a nearly unit power factor by drawing a sinusoidal current that is in phase with the source voltage, thus eliminating the reactive power and the harmonic interference with other equipment operating off the same source.
More precisely, the control objective is twofold. First, the input current should track a sinusoidal reference signal that is in phase with the input voltage. Second, the output voltage should be driven to a desired constant level. An additional requirement is robustness against variation of the system parameters and in particular of the load, which is usually unknown.
As the amplitude of the input current determines explicitly the DC output voltage, attempts have been made to satisfy both objectives in a single current control loop, which typically comprises a hysteresis or sliding mode controller.
The main drawback of these known controllers is that they require very high switching frequency (typically few hundred kHz) leading to high converter losses. We propose the use of pulse-width modulation (PWM) control techniques, which can be implemented using lower switching frequency (e.g. 10kHz). Furthermore, the issue of robustness against variations of the load is dealt with in the present invention by appropriate adaptive schemes. This allows us to avoid the use of an output current sensor, thus making a practical implementation of the invention more attractive.
According to a first aspect of the present invention there is provided a method of controlling a power factor precompensator circuit, the method comprising causing an input current (x7) to the circuit to track a reference value (xj *) comprising a sinusoidal wave (sin(ωt)) of variable amplitude (Id), the amplitude being arranged to adapt with time as a function of an output characteristic of the circuit.
According to a second aspect of the invention, a power factor precompensator circuit is operated by the method set out above.
According to a third aspect of the invention, there is provided a power factor precompensator circuit having a full bridge with complementary pairs of transistor-diode switches, pulse-width modulation being applied to the switches to control the input current according to a method as set out above.
The invention may be carried into practice in a number of ways and one specific embodiment will now be described, by way of example, with reference to the accompanying drawing, in which:
Figure 1 shows a full-bridge boost PFP circuit in accordance with the preferred embodiment of the invention.
We consider the full-bridge boost PFP circuit shown in Figure 1, which consists of two pairs of transistor-diode switches working in a complementary way. The control objective is to robustly regulate the output voltage to a desired constant level in the presence of variations in the load, while retaining a unit power factor at the input, i.e. the input current should follow in frequency and in phase the input voltage. This is to be achieved by appropriate control of a switching signal δ, applied to the switches.
The switching signal δ is generated by a PWM circuit and takes values in the finite set {-1,1}. The averaged model of the PFP can be obtained using Kirchhoff s laws and is given by the equations
Lxj = - x2 - rXj+Vι(t) (1)
Figure imgf000004_0001
where vt(t) = Esin (ωt) is the source voltage xt is the input (inductor) current, x2 > 0 is the output (capacitor) voltage and u e [-1, 1] is the duty ratio of the PWM. Note that the exact model of the PFP is described by the same equations, if we replace u with δ.
x*(t) = Id sin(ωt), (3)
for some Id > 0 yet to be specified. Substituting equation (3) into equation (1) yields the steady-state value for ux2, namely
u*(t)xl(t) = vi(t)-rx1(t). (4)
Substituting equations (3) and (4) into equation (2) written for x2 =x2* yields
Figure imgf000004_0002
The steady-state solution of (5) can be directly computed and is given by
{E-rId)RId
(t) - + Asin(2ωt + φ), (6)
where
A _
Figure imgf000005_0001
E-rI. -RCωLIdω φ = arctan - .
LIdω + RCω(E-rId)
Hence, in steady-state x2* (t) consists only of a DC term and a second-order harmonic, which can be neglected, since in practice its amplitude is much smaller than the DC term. The average of x2(t), denoted by Vj, is given by
Figure imgf000005_0002
From (7), solving for Id yields the solutions
7 = ± ) E2 2Vd 2 d 2r ~ \ 4r2 rR
which are real if and only if
E 8r Selecting the smallest solution, which corresponds to minimum power (i.e. minimum converter losses), the amplitude of the input current that drives the output voltage to the desired level Vd is given by
Figure imgf000006_0001
A similar result has been obtained by G. Escobar, D. Chevreau, R. Ortega, and E. Mendes, An adaptive passivity-based controller for a unity power factor rectifier, IEEE Transactions on Control Systems Technology, 9:637-644, 2001.
We conclude that by controlling the input current so that it tracks the signal (3), where Id is given by equation (8), we can achieve both control objectives, namely unit power factor and output voltage regulation, provided that the closed-loop system is asymptotically stable. The input voltage V„ of course, is generally provided externally and has to be taken as 'given'.
The main drawback of this approach, taken alone, as equations (7) and (8) reveal is the sensitivity of the output voltage to the parameters r and R. The dependence on R may pose a significant problem, since in many applications the load is unknown or time-varying. In accordance with the present invention, this obstacle is overcome by adding an adaptation scheme either on Id or on R, to be described below.
The input current in Figure 1 may be regulated by a variety of different controllers. For the simple case where all the parameters are known, any of the following controllers may be used: • Passivity-Based Controller (PB)
• Feed-Forward Controller (FF)
• Feedback Linearising Controller (FL)
• Internal Model Controller (IM) The first three of these controllers are well known, and may easily be constructed by a person skilled in the art. The IM Controller, however, is new, and hence requires some further consideration. We will now turn to the discussion of this new controller.
If instead of xj we take as output the signal z = ux2, which corresponds to the input voltage of the transistor-diode bridge, then the system can be linearised by means of the dynamic controller
Figure imgf000007_0001
The linearised system is described by the equations
(10)
(11)
Figure imgf000007_0002
Hence, the transfer function from w to y is given by
1
G(s) = (12) s +l/RC
Note the cancellation of the stable pole at s = -r/L.
It is clear from the analysis of the circuit that we can achieve the control objectives by forcing y(t) to track the signal y*(t) = z"(t) = vi -rxI * -Lx1. (13) To this end, consider the error
e = y —y = vi —rx1 —Kx1 —ux2 (14)
and the controller
Figure imgf000008_0001
where k> 0, a > 0 and b > 0 are design parameters. Then, for sufficiently large k, the closed-loop system is asymptotically stable. Moreover, by the presence of the poles at s = +jω, we conclude that z converges to z and hence xj converges to xj.
The choice of the controller (15) is motivated by the internal model principle and the fact that the reference signal y (t) is a sinusoid of frequency ω. The zeros have been inserted to ensure stability.
In practice, in order to compensate for unmodeled dynamics, it may be necessary to add to the reference signal (13) a correction term proportional to the error Xj = Xj * -Xj , i.e.
z* (t) = vi - rx) - Lx] - Kj (x - Xj ).
To incorporate this into our linear formulation, consider instead of (11) the output
Figure imgf000008_0002
and the reference y '(t) = υi - rx*l - Lx*l - K1xl.
The transfer function from to y is now given by
Figure imgf000009_0001
Clearly, for sufficiently large k > 0, the closed-loop system is asymptotically stable provided that Kj > -r.
That concludes our discussion of the Internal Model (IM) Controller.
So far we have assumed that the parameters r and R were known and so we could control the output voltage indirectly via formula (8). In practice, however, the load R is usually unknown or time- arying. To overcome this robustness problem we propose to add an adaptation scheme either to the parameter R or to the parameter Id.
A variety of adaptation schemes are already known but we describe below two novel schemes for wnich asymptotic stability can be proven. The first, wnich we call NLPI control, is based upon a development of the ideas presented first presented in R. Ortega and A. Astolli, Nonlinear PI control of uncertain systems: an alternative to parameter adaptation, in 40u Conference on Decision and Control, pages 1749-1754, 2002. The second scheme, which we call I&I control is based upon a development of ideas presented in A. Astolfi and R. Ortega, Immersion and invariance: a new tool for stabilization and adaptive control of nonlinear systems, in IF AC Symposium on Nonlinear Control System Design, St Petersburg, Russia, pages 81-86, 2002. The operation of both of these adaptation schemes relies on the previously- mentioned novel approach of having the current track some reference alue of unknown amplitude, which depends on both R and r. In particular, the input current is constrained to take the form defined in equation (3), with Id defined by equation (8). This allows us to achieve both control objectives, namely unit power factor and output voltage regulation even in situations where the j load R is either unknown or time-varying. The adaptation schemes described are also capable of handling variations in the internal resistance r of the voltage generator.
a. N PΪ control (adapt for Id)
Invoking time-separation arguments, we can assume that the dynamics of the output voltage are slow compared to the (closed-loop) dynamics of the input current and hence x} = x}* at all times. Note that, for this assumption to be valid, the dynamics of Id must be sufficiently slow. Furthermore, we assume r - 0.
Then, ignoring second-order harmonics, the dynamics of x2 are given by
1 ft1 i^ -RCX2^ 2Cχ-2 Id- (17)
Note that the assumption r = 0 ensures the above system is affine in the "control" Id.
The equilibrium x2 = x * is rendered asymptotically stable by the dynamic control law
Figure imgf000010_0001
where and β are positive constants and x2 = x * - x2. To prove this fact, consider the positive definite function
Figure imgf000011_0001
whose time derivative along the trajectories of (27)-(28) is. given by
-\ R Rx2 2x2 ; which is negative semi-definite and hence the system (27)-(28) is stable. Mόreovetj V - 0 implies that x2 = 0 and so o*ι, by LaSalle's invariance principle, the system is asymptotically stable.
The difference between the controller (18) and a conventional PI is that here the integral gain is not a constant, but a (nonlinear) function of x . In particular, it is proportional to the ratio E/x2. Approximating this ratio by a constant results in the industry-standard PI controller.
The assumption r - 0 in the above designs can be replaced by the assumption rxj - e sin (cot) where e is a positive constant. Then we can incorporate the voltage drop across r into the source voltage by taking
Figure imgf000011_0002
Note that this simple modification improves the experimental results significantly. b. I&ϊ control (Adapt for R and r)
Using the adaptive I&I method we can design a parameter estimator for both R and r provided that the system (l)-(2) is bounded-input bounded-state (BIBS) stable. We riow prove that the trajectories of (l)-(2) are bounded/or any u.
Consider the positive definite function
u v= 14 ++ ?Z4
and its time derivative along the system trajectories, namely
ti
By Young's inequality, we have
Figure imgf000012_0001
hence
Figure imgf000012_0002
which shows that the trajectories remain bounded provided r > 0. Note also that the system (l)-(2) is linearly parameterised with respect to the parameters.
1 θ = T, 0.2 - R-
Following the adaptive I&I methodology, we define the estimation errors
Figure imgf000013_0001
and the update laws
(19) θι ~ 1 {ux2 - Vi + Xl(θ1 + βl)) t
L d
Figure imgf000013_0002
The resulting error dynamics are
Figure imgf000013_0003
hence by choosing
„2
J9ι(xι) ='-'eiBi (21)
. fttø) = -λχ 2, (22)
where,' κ~ λ are positive constants and recalling that x2 > 0 and x} is not identically zero, we obtain the asymptotically stable dynamics
Figure imgf000013_0004
Λ A
Hence, θj + β] (xj) converges to θ} and θ2 + β2 (x2) converges to θ2.
The main advantage of the I&I method is that it relies only on BIBS stability. In this case, we have seen that the trajectories of (l)-(2) are bounded regardless of the input. Hence, the I&I adaptation can be used in conjunction with any
Λ stabilising control law u(x1: x2,r,l/R) which can thus be replaced by u(xι,x2βι + βj, +β^ where θhθ2 and βh β2 are given by (19)-(20) and (21)-(22) respectively.

Claims

CLAIMS:
1. A method of controlling a power factor precompensator circuit, the method comprising causing an input current (xj) to the circuit to track a reference value (xj *) comprising a sinusoidal wave (sin(ωt)) of variable amplitude (Id), the amplitude being arranged to adapt with time as a nonlinear function of past values representative of a time-varying output characteristic of the circuit.
2. A method as claimed in claim 1 in which the output characteristic includes the unknown value of a load (R) on the circuit.
3. A method as claimed in claim 2 including minimization of an estimation error
Z2 = θ222(x2)
where θ2 = 1/R, x2 is the output voltage, and/?2 is a function of x2.
4. A method as claimed in claim 3 in which β2 is given by
Figure imgf000015_0001
where λ is a constant.
5. A method as claimed in claim 2 including updating an estimated value of θ2 = 1/R using the update law θ (20)
Figure imgf000016_0001
where: Cis the output capacitance of the circuit xj is the input current x2 is the output voltage β2 is a function of x2, and u is the duty ratio of the circuit
6. A method as claimed in claim 2 in which the output characteristic further includes the unknown value of an internal resistance (r) associated with the input current (x ).
7. A method a claimed in claim 6 including minimization of an estimation error
Z^ θjt + β/x,)
where θ = r, x} is the input current, and ?/ is a function of x}
8. A method as claimed in claim 7 in which β} is given by
βι(xι) = -κχ2 (21)
1
where K is a constant.
9. A method as claimed in claim 6 including updating an estimated value of θj = r using the update law a.
Figure imgf000017_0001
where :L is the input inductance xi is the input current x2 is the output voltage Vj is the input voltage βj is a function of xl5 and u is the duty ratio of the circuit.
10. A method as claimed in any one of the preceding claims in which the input current (xi) is caused to track the reference value (x} *) by a passivity-based controller.
11. A method as claimed in any one of claims 1 to 9 in which the input current (xi) is caused to track the reference value (xj *) by a feed-forward controller.
12. A method as claimed in any one of claims 1 to 9 in which the input current (xi) is caused to track the reference value (xj *) by a feedback- linearising controller.
13. A method as claimed in any one of claims 1 to 9 in which the input current (xi) is caused to track the reference value (xj *) by a controller that is described by the equation
Figure imgf000017_0002
where: u is the duty ratio of the circuit Xi is the input current x2 is the output voltage C is the output capacitance, and w is a new external signal.
14. A method as claimed in claim 13 in which the controller is defined by
Figure imgf000018_0001
where :ω is the input voltage frequency, k, a and b are constants, and s is the Laplace operator
15. A method as claimed in claim 2 including minimization of an estimation error which is a function of variable R and variable x2.
16. A method as claimed in claim 2 including dynamically updating an estimated value of R, or a function of R, according to an update rule which is a function of x (the input current), x2 (the output voltage) and u (the duty ratio of the circuit).
17. A power factor precompensator circuit operated by a method as claimed in any one of claims 1 to 14.
18. A power factor precompensator circuit having a full bridge with complementary pairs of transistor-diode switches, pulse-width modulation being applied to the switches to control the input current (xj) according to a method as claimed in any one of claims 1 to 14.
19. A method of controlling a power factor precompensator circuit, the method comprising causing an input current (x}) to the circuit to track a reference value (xj *) comprising a sinusoidal wave (sin(ωt)) of variable amplitude (Id), the amplitude being arranged to adapt with time as a function taking two variables, namely: (a) the actual output voltage (x2), and (b) a difference (x2*) between a desired output voltage (x2*) and the actual output voltage (x2).
20. A method as claimed in claim 19 in which the function is non-linear in χ2-
21. A method as claimed in claim 19 in which Id is controlled by the equation
Figure imgf000019_0001
Where and β are constants and E is the amplitude of an input voltage (V or a mathematical equivalent thereof.
22. A method as claimed in any one of claims 19 to 21 in which the input current (xi) is caused to track the reference value (x *) by a passivity- based controller.
23. A method as claimed in any one of claims 19 to 21 in which the input current (x}) is caused to track the reference value (xj *) by a feed-forward controller.
24. A method as claimed in any one of claims 19 to 21 in which the input current (x}) is caused to track the reference value (x} *) by a feedback- linearising controller.
25. A method as claimed in any one of claims 19 to 21 in which the input current (xj) is caused to track the reference value (x} *) by a controller that is described by the equation:
Figure imgf000020_0001
where: xj is the input voltage x2 is the output voltage C is the output capacitance, and w is a new external signal.
26. A method as claimed in claim 25 in which the controller is defined by
K(s) = ^ = k-S ^ - (15) e(s) s +ω" where: ω is the input voltage frequency, k, a and b are constants, and s is the Laplace operator
27. A power factor precompensator circuit operated by a method as claimed in any one of claims 19 to 26.
8. A power factor precompensator circuit having a full bridge with complementary pairs of transistor-diode switches, pulse-width modulation being applied to the switches to control the input current (x}) according to a method as claimed in any one of claims 19 to 26.
PCT/GB2003/003989 2002-09-17 2003-09-17 Power factor precompensator WO2004027964A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2003269141A AU2003269141A1 (en) 2002-09-17 2003-09-17 Power factor precompensator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB0221573.9 2002-09-17
GBGB0221573.9A GB0221573D0 (en) 2002-09-17 2002-09-17 Power factor precompensator

Publications (1)

Publication Number Publication Date
WO2004027964A1 true WO2004027964A1 (en) 2004-04-01

Family

ID=9944247

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2003/003989 WO2004027964A1 (en) 2002-09-17 2003-09-17 Power factor precompensator

Country Status (3)

Country Link
AU (1) AU2003269141A1 (en)
GB (1) GB0221573D0 (en)
WO (1) WO2004027964A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108599549A (en) * 2018-06-01 2018-09-28 广东美的制冷设备有限公司 Totem pfc circuit, pulse width control method, air conditioner and storage medium

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108696116B (en) * 2018-06-01 2020-04-21 广东美的制冷设备有限公司 Totem pole PFC circuit, pulse width control method, air conditioner and storage medium

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0838894A1 (en) * 1995-07-07 1998-04-29 Hitachi, Ltd. Electric power converter for ac electric vehicles

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0838894A1 (en) * 1995-07-07 1998-04-29 Hitachi, Ltd. Electric power converter for ac electric vehicles

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
ASTOLFI A ET AL: "IMMERSION AND INVARIANCE: A NEW TOOL FOR STABILIZATION AND ADAPTIVE CONTROL OF NONLINEAR SYSTEMS", IEEE TRANSACTIONS ON AUTOMATIC CONTROL, IEEE INC. NEW YORK, US, vol. 48, no. 4, April 2003 (2003-04-01), pages 590 - 606, XP008027623, ISSN: 0018-9286 *
ATTAIANESE C ET AL: "Low losses modulation of PWM-rectifiers", 10 March 2002, APEC 2002. 17TH. ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION. DALLAS, TX, MARCH 10 - 14, 2002, ANNUAL APPLIED POWER ELECTRONICS CONFERENCE, NEW YORK, NY : IEEE, US, PAGE(S) 497-502, ISBN: 0-7803-7404-5, XP010582964 *
CHING-TSAI PAN ET AL: "A constant sampled current controller for active boost rectifiers", IECON'01. PROCEEDINGS OF THE 27TH. ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY. DENVER, CO, NOV. 29 - DEC. 2, 2001, ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, NEW YORK, NY : IEEE, US, vol. VOL. 1 OF 3. CONF. 27, 29 November 2001 (2001-11-29), pages 888 - 892, XP010572895, ISBN: 0-7803-7108-9 *
ESCOBAR G ET AL: "A passivity-based controller for the regulation of a unity power factor rectifier using a full bridge boost circuit: stability analysis and experimental results", INDUSTRIAL ELECTRONICS, 1999. ISIE '99. PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON BLED, SLOVENIA 12-16 JULY 1999, PISCATAWAY, NJ, USA,IEEE, US, 12 July 1999 (1999-07-12), pages 451 - 456, XP010353959, ISBN: 0-7803-5662-4 *
ORTEGA R ET AL: "Nonlinear PI control of uncertain systems: an alternative to parameter adaptation", PROCEEDINGS OF THE 40TH. IEEE CONFERENCE ON DECISION AND CONTROL. (CDC). ORLANDO, FL, DEC. 4 - 7, 2001, IEEE CONFERENCE ON DECISION AND CONTROL, NEW YORK, NY : IEEE, US, vol. VOL. 1 OF 5. CONF. 40, 4 December 2001 (2001-12-04), pages 1749 - 1754, XP010575556, ISBN: 0-7803-7061-9 *
WALLACE I ET AL: "A unity power factor three phase PWM SCR rectifier for high power applications in the metal industry", CONFERENCE RECORD OF THE 2001 IEEE INDUSTRY APPLICATIONS CONFERENCE. 36TH IAS ANNUAL MEETING . CHICAGO, IL, SEPT. 30 - OCT. 4, 2001, CONFERENCE RECORD OF THE IEEE INDUSTRY APPLICATIONS CONFERENCE. IAS ANNUAL MEETING, NEW YORK, NY : IEEE, US, vol. VOL. 1 OF 4. CONF. 36, 30 September 2001 (2001-09-30), pages 968 - 975, XP010561817, ISBN: 0-7803-7114-3 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108599549A (en) * 2018-06-01 2018-09-28 广东美的制冷设备有限公司 Totem pfc circuit, pulse width control method, air conditioner and storage medium
CN108599549B (en) * 2018-06-01 2020-04-21 广东美的制冷设备有限公司 Totem pole PFC circuit, pulse width control method, air conditioner and storage medium

Also Published As

Publication number Publication date
GB0221573D0 (en) 2002-10-23
AU2003269141A1 (en) 2004-04-08

Similar Documents

Publication Publication Date Title
JP4576483B2 (en) Converter circuit
Van de Sype et al. Duty-ratio feedforward for digitally controlled boost PFC converters
US6034513A (en) System and method for controlling power factor and power converter employing the same
CN103219901B (en) AC/DC converter control circuit and apply its AC/DC converter
Zhang et al. Resonance damping techniques for grid-connected voltage source converters with LCL filters—A review
Ben-Yaakov et al. The dynamics of a PWM boost converter with resistive input
CN105529947B (en) Neutral-point-clamped type power inverter and its control method
Hiti et al. Control of front-end three-phase boost rectifier
WO2008013000A1 (en) Inverter
Pottker et al. Power factor correction of non-linear loads employing a single phase active power filter: control strategy, design methodology and experimentation
CN105940597B (en) The control method of power-converting device
Ghosh et al. Generalized feedforward control of single-phase PWM rectifiers using disturbance observers
Franco de Souza et al. Experimental evaluation of active power factor correction techniques in a single‐phase AC‐DC boost converter
Karagiannis et al. An experimental comparison of several PWM controllers for a single-phase AC-DC converter
Mittal et al. Design and development of leaky least mean fourth control algorithm for single‐phase grid‐connected multilevel inverter
KR20100095770A (en) A uninterruptible power supply system for compensating distorted voltage of non-linear load and control method thereof
WO2004027964A1 (en) Power factor precompensator
Shankar et al. Comparative overview of internal model control based PID, state feedback integral, and sliding mode controllers for buck converter
Liaw et al. Small battery energy storage system
Hawkins et al. Nonlinear control for power factor correction of a dual-boost bridgeless circuit
Salimi et al. Two-loop adaptive and nonlinear control of the DC-DC boost converter in Discontinuous Conduction Mode
Muyshondt et al. 20 W benchmark converters for simulation and control comparisons
Gambhir et al. Low frequency current ripple reduction of a current-fed switched inverter
Suzdalenko et al. Single-loop Current Sensorless Control with Self-detection of Conduction Losses Applied to Neutral Point Clamped Multilevel Converter
JPH03103031A (en) Power supply active filter

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP