WO2004025891A1 - Source synchronous interface using variable digital and analog delay lines - Google Patents

Source synchronous interface using variable digital and analog delay lines Download PDF

Info

Publication number
WO2004025891A1
WO2004025891A1 PCT/US2003/024635 US0324635W WO2004025891A1 WO 2004025891 A1 WO2004025891 A1 WO 2004025891A1 US 0324635 W US0324635 W US 0324635W WO 2004025891 A1 WO2004025891 A1 WO 2004025891A1
Authority
WO
WIPO (PCT)
Prior art keywords
clock signal
delay
signal
locked loop
source synchronous
Prior art date
Application number
PCT/US2003/024635
Other languages
French (fr)
Inventor
Claude R. Gauthier
Aninda Roy
Brian W. Amick
Original Assignee
Sun Microsystems, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/241,156 external-priority patent/US20040047441A1/en
Priority claimed from US10/241,202 external-priority patent/US6791360B2/en
Application filed by Sun Microsystems, Inc. filed Critical Sun Microsystems, Inc.
Priority to GB0408212A priority Critical patent/GB2397708A/en
Priority to AU2003257206A priority patent/AU2003257206A1/en
Publication of WO2004025891A1 publication Critical patent/WO2004025891A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • H04L7/0012—Synchronisation information channels, e.g. clock distribution lines by comparing receiver clock with transmitter clock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
    • H04L7/0025—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of clock signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0041—Delay of data signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop

Definitions

  • source synchronous transmission may be used in which a clock signal is transmitted to help recover the data.
  • the clock signal determines when the data signal should be sampled by a receiver's circuits.
  • the clock signal may transition at the beginning of the time the data signal is valid.
  • the receiver often requires, however, that the clock signal transition during the middle of the time that the data signal is valid.
  • the transmission of the clock signal may degrade as it travels from its transmission source.
  • a delay locked loop, or DLL can regenerate a copy of the clock signal at a fixed phase offset from the original clock signal.
  • a DLL must generate a copy of the clock signal with a known phase offset relative to the clock signal input into the DLL.
  • a single cycle of a clock signal is considered to occur over 360 degrees.
  • the same relative temporal delay is specified; however, the absolute amount of temporal delay may be different.
  • a 100 MHz clock signal has a 10 ns cycle time; therefore, a phase offset of 360 degrees would indicate that an entire cycle, or 10 ns, of delay has been added.
  • a ninety degree phase offset is 2.5 ns (i.e., one fourth of the entire cycle).
  • a 200 MHz clock signal has a cycle time of 5 ns.
  • a ninety degree phase offset in this case is only 1.25 ns.
  • the phase offsets in these examples are the same; however, the temporal delays are not.
  • Figure 1 shows a typical source synchronous communication system
  • a DLL (40) generates a copy of the clock signal on the clock path (16) with a valid state and with a phase offset to be used by other circuits.
  • the DLL (40) outputs the copy of the clock signal with a predetermined phase offset to cause a latch device to sample the data signal.
  • a latch device may be, for example, a flip-flop (38) as shown in Figure 1.
  • the flip-flop (38) samples the output of an amplifier (36) that amplifies the data signal on the data path (14).
  • the latched signal from the flip-flop (38) is provided to other circuits on circuit B (34) as a local data signal (42).
  • the DLL (40) is arranged to maintain a constant phase offset between the clock signal input to the DLL (40) and the clock signal output from the DLL (40).
  • the clock signal input to the DLL (40) may jitter.
  • the clock signal may transition at relative intervals that are not equally spaced in time. Jitter in the transmitted clock signal degrades the performance of the source synchronous communication system (100).
  • a source synchronous interface comprises a first clock path arranged to carry a clock signal, a second clock path arranged to carry a local clock signal, a data path arranged to carry a data signal, a delay line arranged to delay the data signal to produce a delayed data signal, and a delay locked loop arranged to operatively control the delay of the delay line dependent on the clock signal and the local clock signal.
  • a method for performing a source synchronous interface operation comprises transmitting a clock signal, transmitting a local clock signal, transmitting a data signal, delaying the data signal using a delay line to produce a delayed data signal, and controlling the delaying dependent on the clock signal and the local clock signal.
  • a source synchronous interface comprises means for transmitting a clock signal, means for transmitting a local clock signal, means for transmitting a data signal, means for delaying the data signal to produce a delayed data signal, and means for controlling the delaying dependent on the clock signal and the local clock signal.
  • Figure 1 shows a prior art source synchronous communication system.
  • Figure 2 shows a source synchronous receiver system in accordance with an embodiment of the present invention.
  • Figure 3 shows a dual loop delay locked loop and control logic block diagram in accordance with an embodiment of the present invention.
  • Figure 4 shows a dual loop delay locked loop and control logic block diagram in accordance with an embodiment of the present invention.
  • Figure 5 shows a digital delay line block diagram in accordance with an embodiment of the present invention.
  • the present invention relates to a source synchronous communication system in which a phase offset for both a data signal and a signal to latch the data signal is operatively controlled by a delay locked loop.
  • the phase offset for the data signal is delayed by a digital delay line.
  • the delay locked loop in one or more embodiments is a dual loop delay locked loop, in which case, one of the loops may use a low jitter, local clock signal while the other loop uses an input clock signal that was transmitted with the data signal. Controlling both the phase offset of the data signal and the signal to latch the data signal allows the low jitter, local clock signal to be used.
  • the low jitter, local clock signal provides a stable source from which to derive good clock signal edge transitions for the dual loop delay locked loop. Accordingly, the dual loop delay locked loop uses the local clock signal to generate a low jitter output signal.
  • the input clock signal that was transmitted with the data signal is used by the dual loop delay locked loop to determine the long term clock signal drift.
  • the dual loop delay locked loop may require a consistent pattern in the input clock signal to effect a change in state. Accordingly, the dual loop delay locked loop may be resistant to jitter effects.
  • the delay locked loop in one or more embodiments includes a finite state machine. In one or more embodiments, the finite state machine maintains the phase offset for both an analog delay line that delays the data signal and a latching device to latch the delayed data signal.
  • the finite state machine maintains the phase offset for both a digital delay line that delays the data signal and a latching device to latch the delayed data signal. Furthermore, while the dual loop delay locked loop is locking, the finite state machine in the dual loop delay locked loop may randomly change the delay of the digital delay line. Accordingly, the delay of the digital delay line is updated periodically based on a counter or when a low power mode is entered.
  • FIG. 2 shows a block diagram of an exemplary source synchronous receiver system (200) in accordance with an embodiment of the present invention.
  • a low jitter, local clock signal (labeled as local clock in Figure 2) on clock path (206) is used by a dual loop delay locked loop (240) to derive clock signal edges, interpolate clock signals to generate intermediate clock signals, and provide a low jitter clock source.
  • the low jitter, local clock signal on clock path (206) is also used by the dual loop delay locked loop (240) to generate a low jitter output, e.g., a clock signal on a latch device clock path (258).
  • a clock signal (labeled as clock in Figure 2), transmitted with the data, is also input to the dual loop delay locked loop (240) from clock path (216).
  • the clock signal provides a reference signal so that the dual loop delay locked loop (240) may generate the clock signal having a ninety degree phase offset on a latch device clock path (258) relative to the clock signal on clock path (216).
  • the dual loop delay locked loop (240) also maintains information representative of a zero degree phase offset of the clock signal on clock path (216).
  • the zero degree phase offset is used to operatively control the amount of delay produced by an analog delay line (222).
  • the dual loop delay locked loop (240) generates digital signals on signal paths (252) that are "M" bits wide.
  • the digital signals on the data paths (252) are a zero code that represents a zero degree phase offset.
  • a digital to analog converter (254) converts the digital signals on signal paths (252) to an analog signal on signal path (256).
  • the analog delay line (222) is responsive to the analog signal.
  • the digital to analog converter (254) receives a control signal (labeled as control in Figure 2) on signal path (208) to add or subtract a fixed value to the value determined by the digital signals on signal paths (252) at the analog signal on signal path (256).
  • the control signal may be generated external to the source synchronous receiver system (200).
  • the control signals may be stored in a memory (not shown).
  • data signals that are "L" bits wide on data path (214) are input to an amplifier (236).
  • the amplifier (236) helps recover the data signals after transmission by increasing the signal strength.
  • the amplified data signals on signal path (220) may be delayed by the analog delay line (222) and output on signal path (224).
  • the data signals on the signal path (224) are latched by a latch device, for example, a flip-flop (238).
  • the latched data signal is output as a local data signal on a signal path (242).
  • the dual loop delay locked loop (240) maintains information to create a zero degree phase offset for the analog delay line (222) and a ninety degree phase offset for the clock signal on the latch device clock path (258).
  • the zero code on the digital signals on signal paths (252) aligns the data signals on signal path (224) to lead the clock signal on the latch device clock path (258) by ninety degrees.
  • Figure 3 shows a block diagram of an exemplary source synchronous receiver system (1200) in accordance with an embodiment of the present invention.
  • a low jitter, local clock signal (labeled as local clock in Figure 3) on clock path (1206) is used by a dual loop delay locked loop (1240) to derive clock signal edges, interpolate clock signals to generate intermediate clock signals, and provide a low jitter clock source.
  • the low jitter, local clock signal on clock path (1206) is also used by the dual loop delay locked loop (1240) to generate a low jitter output, e.g., a clock signal on a latch device clock path (1258).
  • a clock signal (labeled as clock in Figure 3), transmitted with the data, is also input to the dual loop delay locked loop (1240) from clock path (1216).
  • the clock signal provides a reference signal so that the dual loop delay locked loop (1240) may generate the clock signal having a ninety degree phase offset on a latch device clock path (1258) relative to the clock signal on clock path (1216).
  • the dual loop delay locked loop (1240) also maintains information representative of a zero degree phase offset of the clock signal on clock path (1216). The zero degree phase offset is used to operatively control the amount of delay produced by a digital delay line (1222).
  • the dual loop delay locked loop (1240) generates digital signals on signal paths (1252) that are "M" bits wide.
  • the digital signals on the data paths (1252) are a zero code that represents a zero degree phase offset.
  • the digital delay line (1222) receives a control signal (labeled as control in Figure 3) on signal path (1208) to add or subtract a fixed value to the value determined by the digital signals on signal paths (1252).
  • the control signal may be generated external to the source synchronous receiver system (1200).
  • the control signals may be stored in a memory (not shown).
  • data signals that are "L" bits wide on data path (1214) are input to an amplifier (1236).
  • the amplifier (1236) helps recover the data signals after transmission by increasing the data signals' strength.
  • Amplified data signals on signal path (220) may be delayed by the digital delay line (1222) and output on signal path (1224).
  • the data signals on the signal path (1224) are latched by a latch device, for example, a flip-flop (1238).
  • the latched data signal is output as a local data signal on a signal path (1242).
  • the dual loop delay locked loop (1240) maintains information to create a zero degree phase offset for the digital delay line (1222) and a ninety degree phase offset for the clock signal on the latch device clock path (1258).
  • the zero code on the digital signals on signal paths (1252) aligns the data signals on signal path (1224) to lead the clock signal on the latch device clock path (1258) by ninety degrees.
  • the dual loop delay locked loop (1240) may randomly change the delay of the digital delay line (1222). Accordingly, the delay of the digital delay line (1222) may be held at a known delay during times when the dual loop delay locked loop (1240) is updated.
  • a communication system control logic (1270) may control the initialization and update of the source synchronous receiver system (1200).
  • the communication system control logic (1270) may instruct a transmitter to transmit a known set of bits as the data signals on the data path (1214).
  • a comparison between the known set of bits and the latched data signal output as the local data signal on the signal path (1242) may be used to determine the delay of the digital delay line (1222) relative to the phase offset for the clock signal on the latch device clock path (1258).
  • the updating may occur periodically based on a counter (1244) or when a low power mode is indicated by a low power state (1246).
  • FIG. 4 shows a block diagram of an exemplary dual loop delay locked loop and control logic (300) in accordance with an embodiment of the present invention.
  • the dual loop delay locked loop architecture is based on two cascaded loops: a conventional first-order analog core DLL (310) and a digital peripheral DLL including two finite state machines (370, 371), two phase selectors (330, 331), two selective phase inverters (335, 336), two phase interpolators (340, 341), and two phase detectors (360, 361).
  • the core DLL (310) is locked at a 180 degrees phase offset. Assuming that a delay line of the core DLL (310) comprises six buffers, the outputs of the six buffers are six clocks having phases evenly spaced by 30 degrees.
  • the core DLL (310) has as an input a low jitter, local clock signal on a clock path (206) that is used to create the six delayed outputs.
  • the first output is a zero degree phased output (312) with each subsequent output adding an additional 30 degree phase offset at phased outputs (314, 316, 318, 320, 322), respectively.
  • the low jitter, local clock signal provides good transition edge signals for the core DLL (310) and the two phase selectors (330, 331), the two selective phase inverters (335, 336), the two phase interpolators (340, 341), and the two phase detectors (360, 361) of the digital peripheral DLL.
  • the digital peripheral DLL uses finite state machine (370), phase selector (330), selective phase inverter (335), phase interpolator (340), and phase detector (360) to maintain a ninety degree phase offset for the clock signal on latch device clock path (358) relative to the clock signal on the clock path (216). Furthermore, the digital peripheral DLL uses finite state machine (371), phase selector (331), selective phase inverter (336), phase interpolator (341), and phase detector (361) to maintain a zero code representative of a zero degree phase offset for the clock signal on clock path (359) relative to the clock signal on the clock path (216). Digital signals on a signal path (352) propagate the zero code.
  • the digital peripheral DLL interpolates between a selected pair of clocks to generate the ninety degree phase offset.
  • Clocks ⁇ (324) and ⁇ (326) are selected from the six phased outputs (312, 314, 316, 318, 320, 322) by the phase selector (330).
  • Clocks ⁇ (324) and ⁇ (326) may be inverted by the selective phase inverter (335) in order to cover the full zero to 360 degree phase range.
  • Clocks ⁇ ' (332) and ⁇ ' (334) drive digitally controlled phase interpolator (340), which, in turn, generates a clock signal on the latch device clock path (358).
  • the clock signal output from the phase interpolator (340) can be any of N quantized phase steps between the phases of clocks ⁇ ' (332) and ⁇ ' (334), where 0...N is the interpolation control word range.
  • the clock signal output from the phase interpolator (340) also drives the phase detector (360) that compares the clock signal output from the phase interpolator (340) and the clock signal on the clock path (216).
  • a phase detector output (362) is used by the finite state machine (370) to control the phase selector (330) and the selective phase inverter (335) through finite state machine control lines (372, 374), respectively.
  • the finite state machine (370) also controls the phase interpolator (340) mixing weight (not shown). The mixing weight determines the interpolated value output from the phase interpolator (340).
  • the digital peripheral DLL also interpolates between a selected pair of clocks to generate the zero degree phase offset.
  • Clocks ⁇ (325) and ⁇ (327) are selected from the six phased outputs (312, 314, 316, 318, 320, 322) by the phase selector (331).
  • Clocks ⁇ (325) and ⁇ (327) may be inverted by the selective phase inverter (336) in order to cover the full zero to 360 degree phase range.
  • Clocks ⁇ ' (333) and ⁇ ' (335) drive a digitally controlled phase interpolator (341).
  • the clock signal output from the phase interpolator (341) can be any of S quantized phase steps between the phases of clocks ⁇ ' (331) and ⁇ ' (335), where 0...S is the interpolation control word range.
  • the clock signal output from the phase interpolator (341) drives the phase detector (361) that compares the clock signal output on a clock path (359) from the phase interpolator (341) and the clock signal on the clock path (216).
  • a phase detector output (363) is used by the finite state machine (371) to control the phase selector (331) and the selective phase inverter (336) through finite state machine control lines (373, 375), respectively.
  • the finite state machine (371) also controls the phase interpolator (341) mixing weight (not shown). The mixing weight determines the interpolated value output from the phase interpolator (341).
  • the finite state machines (370, 371) adjust the phase of the phase interpolators (340, 341) according to the phase detector output (362, 363), respectively. Generally, this requires changing the phase interpolators (340, 341) mixing weight by one. If, however, the phase interpolators (340, 341) controlling word has reached its minimum or maximum limit, the finite state machines (370, 371) must change the phase of ⁇ (324) or ⁇ (326), or ⁇ (325) or ⁇ (327), to the next appropriate selection. This phase selection change might also involve an inversion of the corresponding clock signal if the current interpolation interval is adjacent to the zero degree or 180 degree boundary.
  • phase selection changes happen only when the corresponding phase mixing weight is zero, no glitches occur on the clock signal on the latch device clock path (358) or the digital signals on the signal path (352).
  • the digital "bang-bang" nature of the control results in dithering around the zero phase error point in the lock condition.
  • the dither amplitude is determined by the phase interpolators (340, 341) and the delay through the peripheral DLL.
  • the clock signal on the clock path (216) is used to update the long term drift of the dual loop delay locked loop (300).
  • a consistent pattern for the clock signal on the clock path (216) may be required before the two finite state machines (370, 371) adjust the two phase selectors (330, 331), two selective phase inverters (335, 336), or two phase interpolators (340, 341). Jitter on the clock signal on the clock path (216) may not induce jitter on the latch device clock path (358) or the digital signals on the signal path (352).
  • phase of the clock signal on the latch device clock path (358) output from phase interpolator (340) and the digital signals on the signal path (352) can be rotated.
  • This property eliminates boundary conditions and phase relationship constraints.
  • the only requirement is that the clock signals to the core DLL (310) and the two phase detectors (360, 361) are plesiochronous (i.e., their frequency difference is bounded), making this architecture suitable for clock recovery applications.
  • the local clock signal on the clock path (206) and the clock signal on the clock path (216) are at the same frequency; therefore, the plesiochronous constraint is met.
  • the finite state machine (370) maintains a ninety degree phase offset for the clock signal on the latch device clock path (358) relative to the clock signal on the clock path (216). Also, the finite state machine (371) maintains a zero code representative of a zero degree phase offset for the digital signals on the signal path (352) relative to the clock signal on the clock path (216). In one or more embodiments, jitter in the clock signal on the clock path (216) will not be immediately transferred to the clock signal on the latch device clock path (358) or for the digital signals on the signal path (352).
  • the core DLL (310), two phase selector (330, 331), two selective phase inverters (335, 336), and two phase interpolators (340, 341) form a delay element.
  • the two finite state machines (370, 371) may not update the phase offset generated by the two phase selector (330, 331), two selective phase inverter (335, 336), and two phase inte ⁇ olator (340, 341) until a repeated pattern is observed in the clock signal on the clock path (216).
  • the finite state machine (371) maintains information as to the zero degree phase offset of the clock signal on the clock path (216).
  • the zero phase offset may indicate the beginning of the time that valid data arrives on the data path (214) in Figure 2 or (1214) in Figure 3.
  • Digital signals on the signal path (352) that are "M" bits wide are generated from the finite state machine (371) to operatively control an analog delay line, for example, the analog delay line (222) shown in Figure 2.
  • the digital signals on the signal path (352) are representative of a zero code.
  • an analog delay line may be controlled using a digital to analog converter disposed between the analog delay line and the finite state machine (371), for example, the digital to analog converter (254 in Figure 2).
  • the dual loop delay locked loop (300) maintains information to create a zero degree phase offset and a ninety degree phase offset for the clock signal on the latch device clock path (358). While the dual loop delay locked loop (300) is locking, the dual loop delay locked loop (300) may randomly change the delay of the digital delay line (1222 in Figure 3). Accordingly, the delay of the digital delay line (1222 in Figure 3) may be held at a known delay by the finite state machine (371) in response to a communication system control logic (1270) during times when the dual loop delay locked loop (300) is updated.
  • a communication system control logic (1270) may control the initialization and update of the source synchronous receiver system (1200 in Figure 3).
  • the communication system control logic (1270) may instruct a transmitter to transmit a known set of bits as the data signals on the data path (1214 in Figure 3).
  • a comparison between the known set of bits and the latched data signal output as the local data signal on the signal path (1242 in Figure 3) may be used to determine the delay of the digital delay line (1222 in Figure 3) relative to the phase offset for the clock signal on the latch device clock path (358).
  • the communication system control logic (1270) may operatively control the two finite state machine (370, 371) to test and determine an appropriate delay for the digital delay line (1222 in Figure 3).
  • the updating may occur periodically based on a counter (1244) or when a low power mode is indicated by a low power state (1246).
  • FIG. 5 shows a block diagram of an exemplary digital delay line (400) in accordance with an embodiment of the present invention.
  • the digital delay line (400) includes a plurality of delay elements (402, 404, 406, 408) and a multiplexer (430).
  • the plurality of delay elements (402, 404, 406, 408) form a delay chain for an input signal (420).
  • the input signal (420) is input to a first delay element (402).
  • the first delay element output (403) of the first delay element (402) is input to a second delay element (404).
  • the second delay element output (405) of the second delay element (404) is input to a third delay element (406).
  • An output of each successive delay element is input to the next delay element in the delay chain.
  • each delay element (402, 404, 406, 408) in the delay chain increases the delay added to the input signal (420).
  • the input signal (420) and the delay element output (403, 405, 407, 409) from each delay element (402, 404, 406, 408) are input to the multiplexer (430).
  • Digital control signals that are "P" bits wide on signal path (452) are input to the multiplexer (430).
  • the multiplexer (430) outputs one of the inputs to the multiplexer (430).
  • the digital delay line (400) generates a delay for the input signal (420) at the output signal (424) selected from a plurality of delays produced by the delay chain.
  • Advantages of the present invention may include one or more of the following.
  • the timing of a data signal's arrival at a latch device is controlled in addition to the timing of the latch device's latching of the data signal.
  • the difference between these two times may be controlled.
  • a dual loop delay locked loop is used.
  • the dual loop delay locked loop uses a finite state machine.
  • the finite state machine may be programmed to update a phase offset only after a repeated pattern is observed in the input clock signal. Accordingly, jitter in the clock signal may have a reduced effect.
  • the finite state machine creates a ninety degree phase offset for a clock signal on a latch device clock path and maintains information of a zero degree phase offset operatively used to control a digital delay line to delay a data signal.
  • a low jitter, local clock signal is supplied to a dual loop delay locked loop.
  • the dual loop delay locked loop may generate a low jitter clock signal on a latch device clock path.
  • a clock signal transmitted with the data may be used to update the long term drift of the dual loop delay locked loop.
  • the dual loop delay locked loop acts as a filter to prevent a large amount of jitter from the clock signal transmitted with the data from adding noise to a source synchronous receiver system.

Abstract

A source synchronous interface determines an amount of delay for an incoming data signal and a phase offset for a latch device that latches the incoming data signal. A delay locked loop may be a dual loop delay locked loop, in which case, the loops may use a low jitter, local clock signal and an input clock signal that was transmitted with the data signal. The low jitter, local clock signal may provide a stable source from which to derive good clock signal edge transitions. The input clock signal may be used to determine the long term clock signal drift. A finite state machine within the dual loop delay locked loop may provide the necessary information for the amount of delay and the phase offset. The delay of the incoming data signal is produced by an analog or digital delay line.

Description

SOURCE SYNCHRONOUS INTERFACE USING VARIABLE DIGITAL
AND ANALOG DELAY LINES
Cross-reference to related applications
The present application claims priority from U.S. Patent Application Serial Nos. 10/241,202 and 10/241,156, both filed on September 11, 2002.
Background of Invention
[0001] As the frequencies of modern computers continue to increase, the need to rapidly transmit data between chip interfaces also increases. To accurately receive data, source synchronous transmission may be used in which a clock signal is transmitted to help recover the data. The clock signal determines when the data signal should be sampled by a receiver's circuits.
[0002] The clock signal may transition at the beginning of the time the data signal is valid. The receiver often requires, however, that the clock signal transition during the middle of the time that the data signal is valid. Also, the transmission of the clock signal may degrade as it travels from its transmission source. In both circumstances, a delay locked loop, or DLL, can regenerate a copy of the clock signal at a fixed phase offset from the original clock signal.
[0003] A DLL must generate a copy of the clock signal with a known phase offset relative to the clock signal input into the DLL. A single cycle of a clock signal is considered to occur over 360 degrees. By specifying a phase offset, the same relative temporal delay is specified; however, the absolute amount of temporal delay may be different. For example, a 100 MHz clock signal has a 10 ns cycle time; therefore, a phase offset of 360 degrees would indicate that an entire cycle, or 10 ns, of delay has been added. A ninety degree phase offset is 2.5 ns (i.e., one fourth of the entire cycle). A 200 MHz clock signal has a cycle time of 5 ns. A ninety degree phase offset in this case is only 1.25 ns. The phase offsets in these examples are the same; however, the temporal delays are not.
[0004] Figure 1 shows a typical source synchronous communication system
(100). Data signals that are "K" bits wide are transmitted from circuit A (12) to circuit B (34) on a data path (14). To aid in the recovery of the transmitted data signals, a clock signal is transmitted on a clock path (16) at a similar time as the data signal. Although not shown, the communication system (100) could also have a path to transmit data signals from circuit B (34) to circuit A (12) along with an additional clock signal (not shown).
[0005] In Figure 1, a DLL (40) generates a copy of the clock signal on the clock path (16) with a valid state and with a phase offset to be used by other circuits. For example, the DLL (40) outputs the copy of the clock signal with a predetermined phase offset to cause a latch device to sample the data signal. A latch device may be, for example, a flip-flop (38) as shown in Figure 1. When the copy of the clock signal transitions, the flip-flop (38) samples the output of an amplifier (36) that amplifies the data signal on the data path (14). The latched signal from the flip-flop (38) is provided to other circuits on circuit B (34) as a local data signal (42).
[0006] The DLL (40) is arranged to maintain a constant phase offset between the clock signal input to the DLL (40) and the clock signal output from the DLL (40). The clock signal input to the DLL (40) may jitter. In other words, the clock signal may transition at relative intervals that are not equally spaced in time. Jitter in the transmitted clock signal degrades the performance of the source synchronous communication system (100).
Summary of Invention
[0007] According to one aspect of one or more embodiments of the present invention, a source synchronous interface comprises a first clock path arranged to carry a clock signal, a second clock path arranged to carry a local clock signal, a data path arranged to carry a data signal, a delay line arranged to delay the data signal to produce a delayed data signal, and a delay locked loop arranged to operatively control the delay of the delay line dependent on the clock signal and the local clock signal.
[0008] According to one aspect of one or more embodiments of the present invention, a method for performing a source synchronous interface operation comprises transmitting a clock signal, transmitting a local clock signal, transmitting a data signal, delaying the data signal using a delay line to produce a delayed data signal, and controlling the delaying dependent on the clock signal and the local clock signal.
[0009] According to one aspect of one or more embodiments of the present invention, a source synchronous interface comprises means for transmitting a clock signal, means for transmitting a local clock signal, means for transmitting a data signal, means for delaying the data signal to produce a delayed data signal, and means for controlling the delaying dependent on the clock signal and the local clock signal.
[0010] Other aspects and advantages of the invention will be apparent from the following description and the appended claims.
Brief Description of Drawings
[0011] Figure 1 shows a prior art source synchronous communication system.
[0012] Figure 2 shows a source synchronous receiver system in accordance with an embodiment of the present invention.
[0013] Figure 3 shows a dual loop delay locked loop and control logic block diagram in accordance with an embodiment of the present invention. [0014] Figure 4 shows a dual loop delay locked loop and control logic block diagram in accordance with an embodiment of the present invention.
[0015] Figure 5 shows a digital delay line block diagram in accordance with an embodiment of the present invention.
Detailed Description
[0016] Exemplary embodiments of the invention will be described with reference to the accompanying drawings. Like items in the drawings are shown with the same reference numbers.
[0017] The present invention relates to a source synchronous communication system in which a phase offset for both a data signal and a signal to latch the data signal is operatively controlled by a delay locked loop. In one or more embodiments, the phase offset for the data signal is delayed by a digital delay line. The delay locked loop in one or more embodiments is a dual loop delay locked loop, in which case, one of the loops may use a low jitter, local clock signal while the other loop uses an input clock signal that was transmitted with the data signal. Controlling both the phase offset of the data signal and the signal to latch the data signal allows the low jitter, local clock signal to be used.
[0018] The low jitter, local clock signal provides a stable source from which to derive good clock signal edge transitions for the dual loop delay locked loop. Accordingly, the dual loop delay locked loop uses the local clock signal to generate a low jitter output signal. The input clock signal that was transmitted with the data signal is used by the dual loop delay locked loop to determine the long term clock signal drift. The dual loop delay locked loop may require a consistent pattern in the input clock signal to effect a change in state. Accordingly, the dual loop delay locked loop may be resistant to jitter effects. [0019] The delay locked loop in one or more embodiments includes a finite state machine. In one or more embodiments, the finite state machine maintains the phase offset for both an analog delay line that delays the data signal and a latching device to latch the delayed data signal.
[0020] In one or more embodiments, the finite state machine maintains the phase offset for both a digital delay line that delays the data signal and a latching device to latch the delayed data signal. Furthermore, while the dual loop delay locked loop is locking, the finite state machine in the dual loop delay locked loop may randomly change the delay of the digital delay line. Accordingly, the delay of the digital delay line is updated periodically based on a counter or when a low power mode is entered.
[0021] Figure 2 shows a block diagram of an exemplary source synchronous receiver system (200) in accordance with an embodiment of the present invention. A low jitter, local clock signal (labeled as local clock in Figure 2) on clock path (206) is used by a dual loop delay locked loop (240) to derive clock signal edges, interpolate clock signals to generate intermediate clock signals, and provide a low jitter clock source. The low jitter, local clock signal on clock path (206) is also used by the dual loop delay locked loop (240) to generate a low jitter output, e.g., a clock signal on a latch device clock path (258). A clock signal (labeled as clock in Figure 2), transmitted with the data, is also input to the dual loop delay locked loop (240) from clock path (216). The clock signal provides a reference signal so that the dual loop delay locked loop (240) may generate the clock signal having a ninety degree phase offset on a latch device clock path (258) relative to the clock signal on clock path (216). The dual loop delay locked loop (240) also maintains information representative of a zero degree phase offset of the clock signal on clock path (216). The zero degree phase offset is used to operatively control the amount of delay produced by an analog delay line (222). [0022] In Figure 2, the dual loop delay locked loop (240) generates digital signals on signal paths (252) that are "M" bits wide. The digital signals on the data paths (252) are a zero code that represents a zero degree phase offset. A digital to analog converter (254) converts the digital signals on signal paths (252) to an analog signal on signal path (256). The analog delay line (222) is responsive to the analog signal.
[0023] In the exemplary embodiment shown in Figure 2, the digital to analog converter (254) receives a control signal (labeled as control in Figure 2) on signal path (208) to add or subtract a fixed value to the value determined by the digital signals on signal paths (252) at the analog signal on signal path (256). The control signal may be generated external to the source synchronous receiver system (200). The control signals may be stored in a memory (not shown).
[0024] In Figure 2, data signals that are "L" bits wide on data path (214) are input to an amplifier (236). The amplifier (236) helps recover the data signals after transmission by increasing the signal strength. The amplified data signals on signal path (220) may be delayed by the analog delay line (222) and output on signal path (224). The data signals on the signal path (224) are latched by a latch device, for example, a flip-flop (238). The latched data signal is output as a local data signal on a signal path (242).
[0025] The dual loop delay locked loop (240) maintains information to create a zero degree phase offset for the analog delay line (222) and a ninety degree phase offset for the clock signal on the latch device clock path (258). The zero code on the digital signals on signal paths (252) aligns the data signals on signal path (224) to lead the clock signal on the latch device clock path (258) by ninety degrees.
[0026] With respect to a source synchronous interface of the present invention that uses a variable digital delay line, Figure 3 shows a block diagram of an exemplary source synchronous receiver system (1200) in accordance with an embodiment of the present invention. A low jitter, local clock signal (labeled as local clock in Figure 3) on clock path (1206) is used by a dual loop delay locked loop (1240) to derive clock signal edges, interpolate clock signals to generate intermediate clock signals, and provide a low jitter clock source. The low jitter, local clock signal on clock path (1206) is also used by the dual loop delay locked loop (1240) to generate a low jitter output, e.g., a clock signal on a latch device clock path (1258). A clock signal (labeled as clock in Figure 3), transmitted with the data, is also input to the dual loop delay locked loop (1240) from clock path (1216). The clock signal provides a reference signal so that the dual loop delay locked loop (1240) may generate the clock signal having a ninety degree phase offset on a latch device clock path (1258) relative to the clock signal on clock path (1216). The dual loop delay locked loop (1240) also maintains information representative of a zero degree phase offset of the clock signal on clock path (1216). The zero degree phase offset is used to operatively control the amount of delay produced by a digital delay line (1222).
[0027] In Figure 3, the dual loop delay locked loop (1240) generates digital signals on signal paths (1252) that are "M" bits wide. The digital signals on the data paths (1252) are a zero code that represents a zero degree phase offset. In the exemplary embodiment shown in Figure 3, the digital delay line (1222) receives a control signal (labeled as control in Figure 3) on signal path (1208) to add or subtract a fixed value to the value determined by the digital signals on signal paths (1252). The control signal may be generated external to the source synchronous receiver system (1200). The control signals may be stored in a memory (not shown).
[0028] In Figure 3, data signals that are "L" bits wide on data path (1214) are input to an amplifier (1236). The amplifier (1236) helps recover the data signals after transmission by increasing the data signals' strength. Amplified data signals on signal path (220) may be delayed by the digital delay line (1222) and output on signal path (1224). The data signals on the signal path (1224) are latched by a latch device, for example, a flip-flop (1238). The latched data signal is output as a local data signal on a signal path (1242).
[0029] The dual loop delay locked loop (1240) maintains information to create a zero degree phase offset for the digital delay line (1222) and a ninety degree phase offset for the clock signal on the latch device clock path (1258). The zero code on the digital signals on signal paths (1252) aligns the data signals on signal path (1224) to lead the clock signal on the latch device clock path (1258) by ninety degrees. While the dual loop delay locked loop (1240) is locking, the dual loop delay locked loop (1240) may randomly change the delay of the digital delay line (1222). Accordingly, the delay of the digital delay line (1222) may be held at a known delay during times when the dual loop delay locked loop (1240) is updated.
[0030] In Figure 3, a communication system control logic (1270) may control the initialization and update of the source synchronous receiver system (1200). The communication system control logic (1270) may instruct a transmitter to transmit a known set of bits as the data signals on the data path (1214). A comparison between the known set of bits and the latched data signal output as the local data signal on the signal path (1242) may be used to determine the delay of the digital delay line (1222) relative to the phase offset for the clock signal on the latch device clock path (1258). The updating may occur periodically based on a counter (1244) or when a low power mode is indicated by a low power state (1246).
[0031] Figure 4 shows a block diagram of an exemplary dual loop delay locked loop and control logic (300) in accordance with an embodiment of the present invention. The dual loop delay locked loop architecture is based on two cascaded loops: a conventional first-order analog core DLL (310) and a digital peripheral DLL including two finite state machines (370, 371), two phase selectors (330, 331), two selective phase inverters (335, 336), two phase interpolators (340, 341), and two phase detectors (360, 361). The core DLL (310) is locked at a 180 degrees phase offset. Assuming that a delay line of the core DLL (310) comprises six buffers, the outputs of the six buffers are six clocks having phases evenly spaced by 30 degrees. The core DLL (310) has as an input a low jitter, local clock signal on a clock path (206) that is used to create the six delayed outputs. The first output is a zero degree phased output (312) with each subsequent output adding an additional 30 degree phase offset at phased outputs (314, 316, 318, 320, 322), respectively. The low jitter, local clock signal provides good transition edge signals for the core DLL (310) and the two phase selectors (330, 331), the two selective phase inverters (335, 336), the two phase interpolators (340, 341), and the two phase detectors (360, 361) of the digital peripheral DLL.
[0032] In Figure 4, according to one or more embodiments of the present invention, the digital peripheral DLL uses finite state machine (370), phase selector (330), selective phase inverter (335), phase interpolator (340), and phase detector (360) to maintain a ninety degree phase offset for the clock signal on latch device clock path (358) relative to the clock signal on the clock path (216). Furthermore, the digital peripheral DLL uses finite state machine (371), phase selector (331), selective phase inverter (336), phase interpolator (341), and phase detector (361) to maintain a zero code representative of a zero degree phase offset for the clock signal on clock path (359) relative to the clock signal on the clock path (216). Digital signals on a signal path (352) propagate the zero code.
[0033] The digital peripheral DLL interpolates between a selected pair of clocks to generate the ninety degree phase offset. Clocks Φ (324) and Ψ (326) are selected from the six phased outputs (312, 314, 316, 318, 320, 322) by the phase selector (330). Clocks Φ (324) and Ψ (326) may be inverted by the selective phase inverter (335) in order to cover the full zero to 360 degree phase range. Clocks Φ' (332) and Ψ' (334) drive digitally controlled phase interpolator (340), which, in turn, generates a clock signal on the latch device clock path (358). The clock signal output from the phase interpolator (340) can be any of N quantized phase steps between the phases of clocks Φ' (332) and Ψ' (334), where 0...N is the interpolation control word range.
[0034] The clock signal output from the phase interpolator (340) also drives the phase detector (360) that compares the clock signal output from the phase interpolator (340) and the clock signal on the clock path (216). A phase detector output (362) is used by the finite state machine (370) to control the phase selector (330) and the selective phase inverter (335) through finite state machine control lines (372, 374), respectively. The finite state machine (370) also controls the phase interpolator (340) mixing weight (not shown). The mixing weight determines the interpolated value output from the phase interpolator (340).
[0035] The digital peripheral DLL also interpolates between a selected pair of clocks to generate the zero degree phase offset. Clocks Φ (325) and Ψ (327) are selected from the six phased outputs (312, 314, 316, 318, 320, 322) by the phase selector (331). Clocks Φ (325) and Ψ (327) may be inverted by the selective phase inverter (336) in order to cover the full zero to 360 degree phase range. Clocks Φ' (333) and Ψ' (335) drive a digitally controlled phase interpolator (341). The clock signal output from the phase interpolator (341) can be any of S quantized phase steps between the phases of clocks Φ' (331) and Ψ' (335), where 0...S is the interpolation control word range. [0036] The clock signal output from the phase interpolator (341) drives the phase detector (361) that compares the clock signal output on a clock path (359) from the phase interpolator (341) and the clock signal on the clock path (216). A phase detector output (363) is used by the finite state machine (371) to control the phase selector (331) and the selective phase inverter (336) through finite state machine control lines (373, 375), respectively. The finite state machine (371) also controls the phase interpolator (341) mixing weight (not shown). The mixing weight determines the interpolated value output from the phase interpolator (341).
[0037] The finite state machines (370, 371) adjust the phase of the phase interpolators (340, 341) according to the phase detector output (362, 363), respectively. Generally, this requires changing the phase interpolators (340, 341) mixing weight by one. If, however, the phase interpolators (340, 341) controlling word has reached its minimum or maximum limit, the finite state machines (370, 371) must change the phase of Φ (324) or Ψ (326), or Φ (325) or Ψ (327), to the next appropriate selection. This phase selection change might also involve an inversion of the corresponding clock signal if the current interpolation interval is adjacent to the zero degree or 180 degree boundary. Because phase selection changes happen only when the corresponding phase mixing weight is zero, no glitches occur on the clock signal on the latch device clock path (358) or the digital signals on the signal path (352). The digital "bang-bang" nature of the control results in dithering around the zero phase error point in the lock condition. The dither amplitude is determined by the phase interpolators (340, 341) and the delay through the peripheral DLL.
[0038] Use of the low jitter, local clock signal on signal path (206) allows the dual loop delay locked loop (300) to have low jitter on the latch device clock path (358). The clock signal on the clock path (216) is used to update the long term drift of the dual loop delay locked loop (300). A consistent pattern for the clock signal on the clock path (216) may be required before the two finite state machines (370, 371) adjust the two phase selectors (330, 331), two selective phase inverters (335, 336), or two phase interpolators (340, 341). Jitter on the clock signal on the clock path (216) may not induce jitter on the latch device clock path (358) or the digital signals on the signal path (352).
[0039] In the above described architecture, the phase of the clock signal on the latch device clock path (358) output from phase interpolator (340) and the digital signals on the signal path (352) can be rotated. No hard limits exist in the loop phase capture range, i.e., the loop provides unlimited (modulo 2π) phase offset capability. This property eliminates boundary conditions and phase relationship constraints. The only requirement is that the clock signals to the core DLL (310) and the two phase detectors (360, 361) are plesiochronous (i.e., their frequency difference is bounded), making this architecture suitable for clock recovery applications. In Figure 4, the local clock signal on the clock path (206) and the clock signal on the clock path (216) are at the same frequency; therefore, the plesiochronous constraint is met.
[0040] In Figure 4, the finite state machine (370) maintains a ninety degree phase offset for the clock signal on the latch device clock path (358) relative to the clock signal on the clock path (216). Also, the finite state machine (371) maintains a zero code representative of a zero degree phase offset for the digital signals on the signal path (352) relative to the clock signal on the clock path (216). In one or more embodiments, jitter in the clock signal on the clock path (216) will not be immediately transferred to the clock signal on the latch device clock path (358) or for the digital signals on the signal path (352). Those skilled in the art will understand that the core DLL (310), two phase selector (330, 331), two selective phase inverters (335, 336), and two phase interpolators (340, 341) form a delay element. Furthermore, in one or more embodiments, the two finite state machines (370, 371) may not update the phase offset generated by the two phase selector (330, 331), two selective phase inverter (335, 336), and two phase inteφolator (340, 341) until a repeated pattern is observed in the clock signal on the clock path (216).
[0041] In Figure 4, according to one or more embodiments of the present invention, the finite state machine (371) maintains information as to the zero degree phase offset of the clock signal on the clock path (216). The zero phase offset may indicate the beginning of the time that valid data arrives on the data path (214) in Figure 2 or (1214) in Figure 3. Digital signals on the signal path (352) that are "M" bits wide are generated from the finite state machine (371) to operatively control an analog delay line, for example, the analog delay line (222) shown in Figure 2. The digital signals on the signal path (352) are representative of a zero code. In one or more embodiments, an analog delay line may be controlled using a digital to analog converter disposed between the analog delay line and the finite state machine (371), for example, the digital to analog converter (254 in Figure 2).
[0042] In Figure 4, the dual loop delay locked loop (300) maintains information to create a zero degree phase offset and a ninety degree phase offset for the clock signal on the latch device clock path (358). While the dual loop delay locked loop (300) is locking, the dual loop delay locked loop (300) may randomly change the delay of the digital delay line (1222 in Figure 3). Accordingly, the delay of the digital delay line (1222 in Figure 3) may be held at a known delay by the finite state machine (371) in response to a communication system control logic (1270) during times when the dual loop delay locked loop (300) is updated.
[0043] In Figure 4, a communication system control logic (1270) may control the initialization and update of the source synchronous receiver system (1200 in Figure 3). The communication system control logic (1270) may instruct a transmitter to transmit a known set of bits as the data signals on the data path (1214 in Figure 3). A comparison between the known set of bits and the latched data signal output as the local data signal on the signal path (1242 in Figure 3) may be used to determine the delay of the digital delay line (1222 in Figure 3) relative to the phase offset for the clock signal on the latch device clock path (358). The communication system control logic (1270) may operatively control the two finite state machine (370, 371) to test and determine an appropriate delay for the digital delay line (1222 in Figure 3). The updating may occur periodically based on a counter (1244) or when a low power mode is indicated by a low power state (1246).
[0044] Figure 5 shows a block diagram of an exemplary digital delay line (400) in accordance with an embodiment of the present invention. The digital delay line (400) includes a plurality of delay elements (402, 404, 406, 408) and a multiplexer (430). The plurality of delay elements (402, 404, 406, 408) form a delay chain for an input signal (420). The input signal (420) is input to a first delay element (402). The first delay element output (403) of the first delay element (402) is input to a second delay element (404). The second delay element output (405) of the second delay element (404) is input to a third delay element (406). An output of each successive delay element is input to the next delay element in the delay chain.
[0045] In Figure 5, each delay element (402, 404, 406, 408) in the delay chain increases the delay added to the input signal (420). The input signal (420) and the delay element output (403, 405, 407, 409) from each delay element (402, 404, 406, 408) are input to the multiplexer (430). Digital control signals that are "P" bits wide on signal path (452) are input to the multiplexer (430). In response to the digital control signals, the multiplexer (430) outputs one of the inputs to the multiplexer (430). The digital delay line (400) generates a delay for the input signal (420) at the output signal (424) selected from a plurality of delays produced by the delay chain. [0046] Advantages of the present invention may include one or more of the following. In one or more embodiments, the timing of a data signal's arrival at a latch device is controlled in addition to the timing of the latch device's latching of the data signal. Advantageously, the difference between these two times may controlled.
[0047] In one or more embodiments, a dual loop delay locked loop is used. The dual loop delay locked loop uses a finite state machine. The finite state machine may be programmed to update a phase offset only after a repeated pattern is observed in the input clock signal. Accordingly, jitter in the clock signal may have a reduced effect. Furthermore, the finite state machine creates a ninety degree phase offset for a clock signal on a latch device clock path and maintains information of a zero degree phase offset operatively used to control a digital delay line to delay a data signal.
[0048] In one or more embodiments, a low jitter, local clock signal is supplied to a dual loop delay locked loop. The dual loop delay locked loop may generate a low jitter clock signal on a latch device clock path. A clock signal transmitted with the data may be used to update the long term drift of the dual loop delay locked loop. The dual loop delay locked loop acts as a filter to prevent a large amount of jitter from the clock signal transmitted with the data from adding noise to a source synchronous receiver system.
[0049] While the invention has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.

Claims

Claims
1. A source synchronous interface, comprising: a first clock path arranged to carry a clock signal; a second clock path arranged to carry a local clock signal; a data path arranged to carry a data signal; a delay line arranged to delay the data signal to produce a delayed data signal; and a delay locked loop arranged to operatively control the delay of the delay line dependent on the clock signal and the local clock signal.
2. The source synchronous interface of claim 1, wherein the delay line is one of a digital delay line and an analog delay line.
3. The source synchronous interface of claim 2, wherein an output of the digital delay line is adjusted by a control signal.
4. The source synchronous interface of claim 2, further comprising: a digital to analog converter disposed between the delay locked loop and the analog delay line.
5. The source synchronous interface of claim 4, wherein an output of the digital to analog converter is adjusted by a control signal.
6. The source synchronous interface of claim 1, further comprising: a latch device arranged to latch the delayed data signal, wherein the latch device is responsive to the delay locked loop.
7. The source synchronous interface of claim 1, wherein the delay locked loop is a dual loop delay locked loop.
8. The source synchronous interface of claim 7, wherein the dual loop delay locked loop comprises a finite state machine.
9. The source synchronous interface of any of the preceding claims, wherein the finite state machine operatively controls the delay of at least one of the analog delay line and the digital delay line.
10. The source synchronous interface of any of the preceding claims, wherein the latch device is operatively controlled by a ninety degree phase offset from the dual loop delay locked loop.
11. The source synchronous interface of any of the preceding claims, wherein the dual loop delay locked loop comprises a core delay locked loop, a phase inteφolator, and a phase detector, wherein the clock signal is operatively connected to the phase detector, wherein the local clock signal is operatively connected to the core delay locked loop, and wherein the phase inteφolator is operatively connected to the latch device.
12. A method for performing a source synchronous interface operation, comprising: transmitting a clock signal; transmitting a local clock signal; transmitting a data signal; delaying the data signal using a delay line to produce a delayed data signal; and controlling the delaying dependent on the clock signal and the local clock signal.
13. The method of claim 12, wherein the delay line is one of a digital delay line and an analog delay line.
14. The method of claim 13, further comprising: latching the delayed data signal, wherein the latching is responsive to a delay locked loop.
15. A source synchronous interface, comprising: means for transmitting a clock signal; means for transmitting a local clock signal; means for transmitting a data signal; means for delaying the data signal to produce a delayed data signal; and means for controlling the delaying dependent on the clock signal and the local clock signal.
PCT/US2003/024635 2002-09-11 2003-08-06 Source synchronous interface using variable digital and analog delay lines WO2004025891A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
GB0408212A GB2397708A (en) 2002-09-11 2003-08-06 Source synchronous interface using variable digital and analog delay lines
AU2003257206A AU2003257206A1 (en) 2002-09-11 2003-08-06 Source synchronous interface using variable digital and analog delay lines

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US10/241,156 US20040047441A1 (en) 2002-09-11 2002-09-11 Source synchronous interface using a dual loop delay locked loop and variable analog data delay lines
US10/241,202 2002-09-11
US10/241,202 US6791360B2 (en) 2002-09-11 2002-09-11 Source synchronous interface using variable digital data delay lines
US10/241,156 2002-09-11

Publications (1)

Publication Number Publication Date
WO2004025891A1 true WO2004025891A1 (en) 2004-03-25

Family

ID=31996724

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/024635 WO2004025891A1 (en) 2002-09-11 2003-08-06 Source synchronous interface using variable digital and analog delay lines

Country Status (3)

Country Link
AU (1) AU2003257206A1 (en)
GB (1) GB2397708A (en)
WO (1) WO2004025891A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1653650A1 (en) * 2004-10-27 2006-05-03 Agilent Technologies Inc Source synchronous sampling
CN109831206A (en) * 2019-02-13 2019-05-31 芯原微电子(上海)股份有限公司 Delay lock loop and delay lock method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5636254A (en) * 1994-04-26 1997-06-03 Hitachi, Ltd. Signal processing delay circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5636254A (en) * 1994-04-26 1997-06-03 Hitachi, Ltd. Signal processing delay circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
SIDIROPOULOS S ET AL: "A SEMIDIGITAL DUAL DELAY-LOCKED LOOP", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE INC. NEW YORK, US, VOL. 32, NR. 11, PAGE(S) 1683-1692, ISSN: 0018-9200, XP000752878 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1653650A1 (en) * 2004-10-27 2006-05-03 Agilent Technologies Inc Source synchronous sampling
US7355378B2 (en) 2004-10-27 2008-04-08 Verigy (Singapore) Pte. Ltd. Source synchronous sampling
CN109831206A (en) * 2019-02-13 2019-05-31 芯原微电子(上海)股份有限公司 Delay lock loop and delay lock method

Also Published As

Publication number Publication date
GB2397708A (en) 2004-07-28
AU2003257206A1 (en) 2004-04-30
GB0408212D0 (en) 2004-05-19

Similar Documents

Publication Publication Date Title
US6791360B2 (en) Source synchronous interface using variable digital data delay lines
US6262611B1 (en) High-speed data receiving circuit and method
US6650157B2 (en) Using a push/pull buffer to improve delay locked loop performance
US5887040A (en) High speed digital data retiming apparatus
US7489171B2 (en) Adaptive delay-locked loops and methods of generating clock signals using the same
US5689530A (en) Data recovery circuit with large retime margin
WO2008012928A1 (en) Phase comparator, phase comparison device, and clock data recovery system
CA2254637C (en) Method and apparatus for phase rotation in a phase locked loop
US20040047441A1 (en) Source synchronous interface using a dual loop delay locked loop and variable analog data delay lines
USRE38482E1 (en) Delay stage circuitry for a ring oscillator
US6549596B1 (en) Fully digital phase aligner
JP3125699B2 (en) Data synchronization circuit
KR100543465B1 (en) Apparatus and method generating delayed clock signal
CA1320543C (en) Process for the reception of a binary digital signal
US5546434A (en) Dual edge adjusting digital phase-locked loop having one-half reference clock jitter
US5592519A (en) Dual frequency clock recovery using common multitap line
US20040169539A1 (en) Miller effect compensation technique for DLL phase interpolator design
EP1113616B1 (en) Method for recovering a clock signal in a telecommunications system and circuit thereof
US6751745B1 (en) Digital synchronization circuit provided with circuit for generating polyphase clock signal
US6255870B1 (en) Apparatus for compensating locking error in high speed memory device with delay locked loop
US20070230646A1 (en) Phase recovery from forward clock
WO2004025891A1 (en) Source synchronous interface using variable digital and analog delay lines
EP0627137B1 (en) Digitally controlled phase shifter
US6316973B1 (en) Transmission timing adjusting circuit and method
JP2001230824A (en) Data reception system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

ENP Entry into the national phase

Ref document number: 0408212

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20030806

WWE Wipo information: entry into national phase

Ref document number: 0408212.9

Country of ref document: GB

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP