WO2003085813A2 - Line frequency switching regulator - Google Patents

Line frequency switching regulator Download PDF

Info

Publication number
WO2003085813A2
WO2003085813A2 PCT/US2003/010013 US0310013W WO03085813A2 WO 2003085813 A2 WO2003085813 A2 WO 2003085813A2 US 0310013 W US0310013 W US 0310013W WO 03085813 A2 WO03085813 A2 WO 03085813A2
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
supply voltage
voltage
transition
power supply
Prior art date
Application number
PCT/US2003/010013
Other languages
French (fr)
Other versions
WO2003085813A3 (en
Inventor
Max Ward Muterspaugh
Original Assignee
Thomson Licensing S.A.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing S.A. filed Critical Thomson Licensing S.A.
Priority to MXPA04009647A priority Critical patent/MXPA04009647A/en
Priority to AU2003224818A priority patent/AU2003224818A1/en
Priority to KR1020047015634A priority patent/KR100995537B1/en
Priority to US10/509,943 priority patent/US7199562B2/en
Priority to JP2003582886A priority patent/JP4339129B2/en
Priority to EP03721510A priority patent/EP1490957A4/en
Publication of WO2003085813A2 publication Critical patent/WO2003085813A2/en
Publication of WO2003085813A3 publication Critical patent/WO2003085813A3/en

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current
    • G05F1/12Regulating voltage or current wherein the variable actually regulated by the final control device is ac
    • G05F1/40Regulating voltage or current wherein the variable actually regulated by the final control device is ac using discharge tubes or semiconductor devices as final control devices
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M7/2176Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only comprising a passive stage to generate a rectified sinusoidal voltage and a controlled switching element in series between such stage and the output
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/08Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H02M1/083Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the ignition at the zero crossing of the voltage or the current

Definitions

  • a switch mode power supply for a communication device.
  • a switch mode power supply includes a switching power transistor having a controllable duty cycle that is controlled by a duty cycle modulated signal.
  • An alternating current (AC) mains supply voltage source is coupled to a rectifier for producing an input supply voltage for energizing the SMPS.
  • a large input filter capacitor is coupled at an input of the SMPS for filtering AC components from a rectified input supply voltage produced in the rectifier. It may be desirable to eliminate the large input filter capacitor.
  • a typical SMPS requires the generation of a periodic switching signal to establish the timings of the duty cycle modulated signal.
  • a mains supply voltage source is coupled to a rectifier for producing an input supply voltage.
  • the rectified input supply voltage is coupled unfiltered to an input of the SMPS.
  • a switching power transistor having a controllable duty cycle is controlled by a duty cycle modulated signal for producing a regulated output supply voltage from the rectified input supply voltage.
  • the periodic waveform of the mains supply voltage is used to establish the timings of the duty cycle modulated signal.
  • hysteresis is provided for preventing the transistor from turning on again in the same cycle, after it has been turned off.
  • the transistor is prevented from turning on again in the same cycle, when the voltage developed between its main current conducting terminals is no longer close to zero volts. Consequently, increased power dissipation is, advantageously, prevented.
  • a switch mode power supply embodying an inventive feature includes a source of a periodic input supply voltage and a filter capacitor.
  • a power, switching semiconductor is coupled to the source and to the capacitor for generating periodic rectified supply current pulse in the semiconductor having a first transition in a first direction and a second transition at an opposite direction at a frequency related to that of the input supply voltage to develop an output supply voltage in the capacitor.
  • a source of a first switch control signal is provided for conditioning the semiconductor to conduction prior to the first transition in a manner to provide for zero voltage switching in the semiconductor, during the first transition.
  • a comparator is responsive to a signal indicative of the output supply voltage and to a signal at a reference level for generating a second switch control signal for the semiconductor to produce the second transition of the current pulse that is modulated, in accordance with a difference between the output supply voltage and the reference level signal.
  • the comparator has a positive feedback signal path that provides hysteresis with respect to the output supply voltage.
  • FIGURE 1 illustrates an unfiltered full-wave rectified sinewave waveform produced from a mains supply voltage at a line frequency that is useful for explaining the operation of the circuit of FIGURE 2;
  • FIGURE 2 illustrates a switch mode power supply, embodying an inventive feature
  • FIGURES 3a, 3b and 3c illustrate waveforms useful for explaining the operation of the power supply of FIGURE 2.
  • FIGURE 2 illustrates a switch mode power supply that includes a switch mode regulator 100, embodying an inventive feature.
  • a mains supply voltage NM is applied via a line transformer Tl to a bridge rectifier 101.
  • a voltage Nin developed at a terminal 102a or 102b of rectifier 101, is coupled to an emitter of a regulator, series pass switching transistor Ql via terminal 102a or 102b.
  • Transistor Ql is coupled in series with a rectifier or diode D2 to form a switching semiconductor.
  • a collector of transistor Ql is coupled via diode D2 to a filter capacitor Cl for producing a regulated, output supply voltage Nout in capacitor Cl.
  • Voltage Nout is coupled via a voltage divider that includes a resistor R7 and a resistor R6, having, for example, equal values, to an inverting input terminal of a comparator or an operation amplifier Ul , pin 2, of the type LM324.
  • a reference voltage Nref is coupled via an adjustable voltage divider resistor RIO and a resistor R5 to a non-inverting input terminal, pin 3, of amplifier Ul to establish a reference voltage Nref 1 at the non-inverting input terminal of amplifier Ul, pin 3.
  • An output terminal of amplifier Ul, pin 1 is coupled via a voltage divider formed by a resistor R2 and a resistor R3 to the base of a switching transistor Q2.
  • FIGURES 1 and 3a-3c illustrate waveforms useful for explaining the operation of switching regulator 100 of FIGURE 2. Similar symbols and numerals in FIGURES 1, 2 and 3a-3c indicate similar items or functions.
  • terminal 102a of bridge rectifier 101 of FIGURE 2 is separated from an emitter terminal 102b of transistor Ql , as shown by the broken lines in the form of the letter "x".
  • a resistive load not shown, is applied to terminal 102a.
  • the waveform of input supply voltage Nin at terminal 102a of FIGURE 2 would be an unfiltered full-wave rectified sinewave waveform, of mains supply voltage VM having a line frequency of, for example, 60Hz, as shown in FIGURE 1.
  • terminals 102a and 102b are connected to each other, as shown in FIGURE 2, and are at the same potential.
  • FIGURE 3c illustrates a waveform of emitter current Ieql in transistor Ql of FIGURE 2, during interval tl, when voltage Vout of FIGURE 2 is coupled to a load, not shown, of for example, 11 ohm.
  • output voltage Vout of FIGURE 3a is regulated in a power efficient manner by initiating the flow of current Ieql of FIGURE 3c in transistor Ql of FIGURE 2, when voltage Vin of FIGURE 3b is approximately equal to voltage Vout of FIGURE 3a or a magnitude of the collector-emitter voltage, not shown, of transistor Ql of FIGURE 2 is small.
  • Current Ieql of FIGURE 3c begins flowing in transistor Ql of FIGURE 2 after transistor Ql is already conditioned for conduction.
  • the power dissipation in transistor Ql is also, advantageously, small.
  • the process of replenishing the charge on capacitor Cl that was removed by the load circuit, not shown, is repeated in each period T of voltage Vin of FIGURE 3b.
  • a positive feedback resistor R4 of FIGURE 2, embodying an inventive feature, is coupled from output terminal of amplifier Ul, pin 1, to the non-inverting input terminal of amplifier Ul , pin 3, to provide hysteresis.
  • Positive feedback resistor R4 causes the voltage difference between that at the inverting input terminal, pin2, and at the non-inverting input terminal, pin 3, of amplifier Ul to increase further.
  • the hysteresis prevents amplifier Ul from turning on transistor Ql again to avoid multiple occurrences of pulses of current Ieql of FIGURE 3c, during a down-ramping portion Vindr of voltage Vin.
  • amplifier Ul of FIGURE 2 might have been capable of turning on transistor Ql to produce a second pulse of current Ieql in transistor Ql and diode D2, during the same period T of FIGURE 3b, when the voltage difference between the emitter and collector of transistor Ql of FIGURE 2 is significant and greater than zero.
  • the hysteresis prevents power dissipation increase in transistor Ql by preserving the zero voltage switching.
  • a pull-down diode D3, embodying an inventive feature, is coupled between the emitter of transistor Ql and the inverting input terminal, pin 2, of amplifier Ul.
  • Pull-down diode D3 couples voltage Vin to inverting input terminal, pin 2, of amplifier Ul. Decreasing voltage Vin, during a down-ramping portion Vindr of voltage Vin of FIGURE 3b, causes the voltage at output terminal of amplifier Ul, pin 1, to attain the HIGH level again. Consequently, advantageously, transistor Ql is conditioned for conduction in preparation to the next cycle.
  • Diode D2 is back biased immediately after transistor Ql is conditioned for conduction.
  • the level of voltage Vout is, advantageously, maintained substantially the same in each period T of FIGURE 3b regardless of variations in the amplitude of input voltage Vin.
  • a variation in output load current may change a peak-to-peak ripple voltage VRIPPLE in FIGURE 3 a.
  • the average value of DC output voltage Vout is maintained.
  • Ripple voltage VRIPPLE can be controlled by appropriate selection of the value of capacitor Cl with respect to the load, as is well known. Thus, regulation is achieved for input voltage variations and for load variations.
  • a diode Dl of FIGURE 2, a capacitor C2, and a resistor R8 form a transient suppresser.
  • transistor Ql turns off, the leakage inductance in transformer Tl tends to keep the current flowing which produces a high voltage spike, not shown, which could damage transistor Ql and/or produce noise in the regulated output.
  • Diode Dl and capacitor C2 conduct this spike and resistor R8 provides a leakage path for the voltage generated.
  • a junction terminal 106 of resistor R8, capacitor C2 and the cathode of diode Dl could also be used for providing an auxiliary supply voltage, such as needed to supply amplifier Ul or other circuits. In the arrangement of FIGURE 2 it is used to derive reference voltage Vref .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Dc-Dc Converters (AREA)
  • Rectifiers (AREA)
  • Power Conversion In General (AREA)

Abstract

In a switch mode power supply (SMPS), a mains supply voltage source (VM) is coupled to a rectifier (101) for producing an input supply voltage. The rectified input supply voltage is coupled unfiltered to an input (Vin) of the SMPS. A switching power transistor (Q1) having a controllable duty cycle is controlled by a duty cycle modulated signal for producing a regulated output supply voltage from the rectified input supply voltage. The periodic waveform of the mains supply voltage is used to establish the timings of the duty cycle modulated signal. In each cycle, current flow is initiated in the transistor, when the transistor is already fully turned on and a voltage developed between its main current conducting terminals is low or close to zero volts. When the output supply voltage attains the required level the transistor is turned off. Hysteresis is provided for preventing the transistor from turning on again in the same cycle, after it has been turned off.

Description

LINE FREQUENCY SWITCHING REGULATOR
Cross Reference to Related Applications This is a non-provisional application which claims the benefit of provisional application serial number 60/370,072, filed April 4, 2002.
Background of the Invention The invention relates to a switch mode power supply for a communication device. Typically, a switch mode power supply (SMPS), includes a switching power transistor having a controllable duty cycle that is controlled by a duty cycle modulated signal. An alternating current (AC) mains supply voltage source is coupled to a rectifier for producing an input supply voltage for energizing the SMPS. Typically, a large input filter capacitor is coupled at an input of the SMPS for filtering AC components from a rectified input supply voltage produced in the rectifier. It may be desirable to eliminate the large input filter capacitor. A typical SMPS requires the generation of a periodic switching signal to establish the timings of the duty cycle modulated signal. It may be desirable to utilize the periodic waveform of the mains supply voltage to establish the timings of the duty cycle modulated signal. Thereby, SMPS operation can be obtained without an added circuit complexity associated with the generation of the periodic switching signal. In a SMPS, embodying an inventive feature, a mains supply voltage source is coupled to a rectifier for producing an input supply voltage. The rectified input supply voltage is coupled unfiltered to an input of the SMPS. A switching power transistor having a controllable duty cycle is controlled by a duty cycle modulated signal for producing a regulated output supply voltage from the rectified input supply voltage. The periodic waveform of the mains supply voltage is used to establish the timings of the duty cycle modulated signal.
In carrying out an inventive feature, in each cycle, current flow is initiated in the transistor, when the transistor is already fully turned on and a voltage developed between its main current conducting terminals is low or close to zero volts. Thereby, power dissipation is, advantageously, small. When the output supply voltage attains a threshold level the transistor is turned off.
In carrying out another inventive feature, hysteresis is provided for preventing the transistor from turning on again in the same cycle, after it has been turned off. Thereby, advantageously, the transistor is prevented from turning on again in the same cycle, when the voltage developed between its main current conducting terminals is no longer close to zero volts. Consequently, increased power dissipation is, advantageously, prevented.
Summary of the Invention A switch mode power supply, embodying an inventive feature includes a source of a periodic input supply voltage and a filter capacitor. A power, switching semiconductor is coupled to the source and to the capacitor for generating periodic rectified supply current pulse in the semiconductor having a first transition in a first direction and a second transition at an opposite direction at a frequency related to that of the input supply voltage to develop an output supply voltage in the capacitor. A source of a first switch control signal is provided for conditioning the semiconductor to conduction prior to the first transition in a manner to provide for zero voltage switching in the semiconductor, during the first transition. A comparator is responsive to a signal indicative of the output supply voltage and to a signal at a reference level for generating a second switch control signal for the semiconductor to produce the second transition of the current pulse that is modulated, in accordance with a difference between the output supply voltage and the reference level signal. The comparator has a positive feedback signal path that provides hysteresis with respect to the output supply voltage.
Brief Description of the Drawings FIGURE 1 illustrates an unfiltered full-wave rectified sinewave waveform produced from a mains supply voltage at a line frequency that is useful for explaining the operation of the circuit of FIGURE 2;
FIGURE 2 illustrates a switch mode power supply, embodying an inventive feature; and FIGURES 3a, 3b and 3c illustrate waveforms useful for explaining the operation of the power supply of FIGURE 2.
Description of the Preferred Embodiments FIGURE 2 illustrates a switch mode power supply that includes a switch mode regulator 100, embodying an inventive feature. A mains supply voltage NM is applied via a line transformer Tl to a bridge rectifier 101. A voltage Nin, developed at a terminal 102a or 102b of rectifier 101, is coupled to an emitter of a regulator, series pass switching transistor Ql via terminal 102a or 102b. Transistor Ql is coupled in series with a rectifier or diode D2 to form a switching semiconductor. A collector of transistor Ql is coupled via diode D2 to a filter capacitor Cl for producing a regulated, output supply voltage Nout in capacitor Cl.
Voltage Nout is coupled via a voltage divider that includes a resistor R7 and a resistor R6, having, for example, equal values, to an inverting input terminal of a comparator or an operation amplifier Ul , pin 2, of the type LM324. A reference voltage Nref is coupled via an adjustable voltage divider resistor RIO and a resistor R5 to a non-inverting input terminal, pin 3, of amplifier Ul to establish a reference voltage Nref 1 at the non-inverting input terminal of amplifier Ul, pin 3. An output terminal of amplifier Ul, pin 1, is coupled via a voltage divider formed by a resistor R2 and a resistor R3 to the base of a switching transistor Q2. A collector of transistor Q2 is coupled via a current limiting resistor Rl to the base of transistor Ql . FIGURES 1 and 3a-3c illustrate waveforms useful for explaining the operation of switching regulator 100 of FIGURE 2. Similar symbols and numerals in FIGURES 1, 2 and 3a-3c indicate similar items or functions.
Assume that terminal 102a of bridge rectifier 101 of FIGURE 2 is separated from an emitter terminal 102b of transistor Ql , as shown by the broken lines in the form of the letter "x". Assume also that a resistive load, not shown, is applied to terminal 102a. In that case, the waveform of input supply voltage Nin at terminal 102a of FIGURE 2 would be an unfiltered full-wave rectified sinewave waveform, of mains supply voltage VM having a line frequency of, for example, 60Hz, as shown in FIGURE 1. In the following description, assume that terminals 102a and 102b are connected to each other, as shown in FIGURE 2, and are at the same potential.
During each period 9 of voltage Nin of FIGURE 3b, and as long as voltage Vout of FIGURE 3 a is lower than two times the voltage at the non-inverting input terminal, pin 3, of amplifier Ul of FIGURE 2, an output voltage of amplifier Ul, at output pin 1, is at a HIGH level, that is substantially equal to a 20 volt supply voltage, not shown, of amplifier Ul. As a result, transistor Q2 is turned on causing transistor Ql to turn on in a saturated condition. Thus, advantageously, transistor Ql is conditioned for conduction before a current Ieql of FIGURE 3c flows in transistor Ql.
When voltage Nin becomes sufficiently large to forward bias diode D2, as indicated by a portion of voltage Nin that is above a broken line in FIGURE 1, a collector-emitter voltage, not shown, of transistor Ql of FIGURE 2 changes polarity. Consequently, rectified supply current Ieql of FIGURE 3c begins flowing through a current path that includes an emitter-collector current path of transistor Ql of FIGURE 2, diode D2 and filter capacitor Cl to charge capacitor Cl and produces voltage Nout. Voltage Vout varies together with an instantaneous value of voltage Vin, during an interval tl of FIGURE 3b. FIGURE 3c illustrates a waveform of emitter current Ieql in transistor Ql of FIGURE 2, during interval tl, when voltage Vout of FIGURE 2 is coupled to a load, not shown, of for example, 11 ohm. In carrying out an inventive feature, output voltage Vout of FIGURE 3a is regulated in a power efficient manner by initiating the flow of current Ieql of FIGURE 3c in transistor Ql of FIGURE 2, when voltage Vin of FIGURE 3b is approximately equal to voltage Vout of FIGURE 3a or a magnitude of the collector-emitter voltage, not shown, of transistor Ql of FIGURE 2 is small. Current Ieql of FIGURE 3c begins flowing in transistor Ql of FIGURE 2 after transistor Ql is already conditioned for conduction. Therefore, advantageously, zero voltage switching is provided when transistor Ql is turned on. The result is that less power is dissipated in transistor Ql than if a significant voltage difference were developed between its emitter and collector of transistor Ql of FIGURE 2, prior to the initiation of emitter current Ieql of FIGURE 3c. When voltage Vout of FIGURE 3a reaches a threshold level that is equal to two times the voltage at the non-inverting input terminal, pin 2, of amplifier Ul of FIGURE 2, amplifier Ul output at pin 1 attains a LOW level, causing transistors Q2 and Ql to turn off. Voltage Vout does not increase significantly above two times the voltage at the non-inverting input terminal, pin 3, of amplifier Ul. Therefore, during a transition interval, not shown, when transistor Ql is turned off, the power dissipation in transistor Ql is also, advantageously, small. The process of replenishing the charge on capacitor Cl that was removed by the load circuit, not shown, is repeated in each period T of voltage Vin of FIGURE 3b.
A positive feedback resistor R4 of FIGURE 2, embodying an inventive feature, is coupled from output terminal of amplifier Ul, pin 1, to the non-inverting input terminal of amplifier Ul , pin 3, to provide hysteresis. Positive feedback resistor R4 causes the voltage difference between that at the inverting input terminal, pin2, and at the non-inverting input terminal, pin 3, of amplifier Ul to increase further.
Thereby, the hysteresis prevents amplifier Ul from turning on transistor Ql again to avoid multiple occurrences of pulses of current Ieql of FIGURE 3c, during a down-ramping portion Vindr of voltage Vin. Without the hysteresis, amplifier Ul of FIGURE 2 might have been capable of turning on transistor Ql to produce a second pulse of current Ieql in transistor Ql and diode D2, during the same period T of FIGURE 3b, when the voltage difference between the emitter and collector of transistor Ql of FIGURE 2 is significant and greater than zero. Thereby, the hysteresis prevents power dissipation increase in transistor Ql by preserving the zero voltage switching.
A pull-down diode D3, embodying an inventive feature, is coupled between the emitter of transistor Ql and the inverting input terminal, pin 2, of amplifier Ul. Pull-down diode D3 couples voltage Vin to inverting input terminal, pin 2, of amplifier Ul. Decreasing voltage Vin, during a down-ramping portion Vindr of voltage Vin of FIGURE 3b, causes the voltage at output terminal of amplifier Ul, pin 1, to attain the HIGH level again. Consequently, advantageously, transistor Ql is conditioned for conduction in preparation to the next cycle. Diode D2 is back biased immediately after transistor Ql is conditioned for conduction.
Therefore, current flow in conductive transistor Ql that, otherwise, could have discharged capacitor Cl is prevented until the next conduction interval tla of FIGURE 3c. Only when voltage Vin of FIGURE 3b again reaches a level that is approximately equal to voltage Vout of FIGURE 3a, diode D2 begins conducting current Ieq of FIGURE 3c again, as explained before.
The level of voltage Vout is, advantageously, maintained substantially the same in each period T of FIGURE 3b regardless of variations in the amplitude of input voltage Vin. A variation in output load current may change a peak-to-peak ripple voltage VRIPPLE in FIGURE 3 a. However, the average value of DC output voltage Vout is maintained. Ripple voltage VRIPPLE can be controlled by appropriate selection of the value of capacitor Cl with respect to the load, as is well known. Thus, regulation is achieved for input voltage variations and for load variations.
A diode Dl of FIGURE 2, a capacitor C2, and a resistor R8 form a transient suppresser. When transistor Ql turns off, the leakage inductance in transformer Tl tends to keep the current flowing which produces a high voltage spike, not shown, which could damage transistor Ql and/or produce noise in the regulated output. Diode Dl and capacitor C2 conduct this spike and resistor R8 provides a leakage path for the voltage generated. A junction terminal 106 of resistor R8, capacitor C2 and the cathode of diode Dl could also be used for providing an auxiliary supply voltage, such as needed to supply amplifier Ul or other circuits. In the arrangement of FIGURE 2 it is used to derive reference voltage Vref .

Claims

WHAT IS CLAIMED IS:
1. A switch mode power supply, comprising: a source of a periodic input supply voltage; a filter capacitor; a power, switching semiconductor coupled to said source and to said capacitor for generating periodic rectified supply current pulse in said semiconductor having a first transition in a first direction and a second transition at an opposite direction at a frequency related to that of said input supply voltage to develop an output supply voltage in said capacitor; a source of a first switch control signal for conditioning said semiconductor to conduction prior to said first transition in a manner to provide for zero voltage switching in said semiconductor, during said first transition; and a comparator responsive to a signal indicative of said output supply voltage and to a signal at a reference level for generating a second switch control signal for said semiconductor to produce said second transition of said current pulse that is modulated, in accordance with a difference between said output supply voltage and said reference level signal, said comparator having a positive feedback signal path that provides hysteresis with respect to said output supply voltage.
2. The power supply according to Claim 1, wherein said first transition occurs, when a first difference between an instantaneous level of said input supply voltage and said output supply voltage is reached.
3. The power supply according to Claim 1, wherein said hysteresis prevents said semiconductor from generating multiple current pulses in a given period of said input supply voltage in a manner to maintain the zero voltage switching.
4. The power supply according to Claim 1, wherein said switching semiconductor comprises a series pass transistor.
5. The power supply according to Claim 4, wherein said series pass transistor is coupled in series with a rectifier for preventing said capacitor from discharging via said transistor, outside said rectified supply current pulse.
6. The power supply according to Claim 4, wherein said first transition occurs, when a voltage, developed between a pair of main current conducting terminals of said transistor, changes polarity.
7. The power supply according to Claim 4, wherein said input supply voltage is coupled to a control terminal of said transistor via a signal path that bypasses a main current conducting path in said transistor to generate said first switch control signal at said control terminal of said transistor.
8. The power supply according to Claim 1, further comprising a rectifier for rectifying a mains supply voltage to produce said input supply voltage having a sine-wave rectified waveform.
9. A switch mode power supply, comprising: a source of a periodic input supply voltage; a filter capacitor; a power, switching transistor coupled to said source and to said capacitor for generating periodic rectified supply current pulse in said transistor having a first transition in a first direction and a second transition at an opposite direction at a frequency related to that of said input supply voltage to develop an output supply voltage in said capacitor; said input supply voltage being coupled to a control terminal of said transistor via a signal path that bypasses a main current conducting path in said transistor to generate a first switch control signal at said control terminal of said transistor for conditioning said transistor to conduction prior to said first transition in a manner to provide for zero voltage switching in said transistor, during said first transition; and a comparator responsive to a signal indicative of said output supply voltage and to a signal at a reference level for generating a second switch control signal for said semiconductor to produce said second transition of said current pulse that is modulated, in accordance with a difference between said output supply voltage and said reference level signal.
10. The power supply according to Claim 9, wherein said transistor comprises a series pass transistor.
11. The power supply according to Claim 10, wherein said series pass transistor is coupled in series with a rectifier for preventing said capacitor from discharging via said transistor, outside said rectified supply current pulse.
12. The power supply according to Claim 9, wherein said signal path that bypasses said main current conducting path includes said comparator.
13. The power supply according to Claim 9, wherein said first transition occurs, when a voltage developed between a pair of main current conducting terminals of said transistor changes polarity.
PCT/US2003/010013 2002-04-04 2003-04-02 Line frequency switching regulator WO2003085813A2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
MXPA04009647A MXPA04009647A (en) 2002-04-04 2003-04-02 Line frequency switching regulator.
AU2003224818A AU2003224818A1 (en) 2002-04-04 2003-04-02 Line frequency switching regulator
KR1020047015634A KR100995537B1 (en) 2002-04-04 2003-04-02 Line frequency switching regulator
US10/509,943 US7199562B2 (en) 2002-04-04 2003-04-02 Line frequency switching regulator
JP2003582886A JP4339129B2 (en) 2002-04-04 2003-04-02 Switch mode power supply
EP03721510A EP1490957A4 (en) 2002-04-04 2003-04-02 Line frequency switching regulator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US37007202P 2002-04-04 2002-04-04
US60/370,072 2002-04-04

Publications (2)

Publication Number Publication Date
WO2003085813A2 true WO2003085813A2 (en) 2003-10-16
WO2003085813A3 WO2003085813A3 (en) 2004-02-19

Family

ID=28792023

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/010013 WO2003085813A2 (en) 2002-04-04 2003-04-02 Line frequency switching regulator

Country Status (8)

Country Link
US (1) US7199562B2 (en)
EP (1) EP1490957A4 (en)
JP (1) JP4339129B2 (en)
KR (1) KR100995537B1 (en)
CN (2) CN101330254B (en)
AU (1) AU2003224818A1 (en)
MX (1) MXPA04009647A (en)
WO (1) WO2003085813A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101997412A (en) * 2009-08-19 2011-03-30 通嘉科技股份有限公司 Control method

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7558080B2 (en) * 2004-08-20 2009-07-07 Analog Devices, Inc. Power converter system
US7489526B2 (en) * 2004-08-20 2009-02-10 Analog Devices, Inc. Power and information signal transfer using micro-transformers
US7180280B2 (en) * 2005-06-10 2007-02-20 Power Integrations, Inc. Method and apparatus to reduce maximum power from a power supply with transition region regulation
US7844304B1 (en) * 2005-10-27 2010-11-30 Rockwell Collins, Inc. Method of filtering low frequency components from power lines
US8344647B2 (en) * 2008-06-23 2013-01-01 Patrick Michael Kinsella Converting dimmer switch AC output duty cycle variation into amplitude variation
JP2011078235A (en) * 2009-09-30 2011-04-14 Fujitsu Ten Ltd Overcurrent protection circuit and on-vehicle display device
WO2011143778A1 (en) * 2010-05-20 2011-11-24 Audera International Sales Inc. Power supply circuits for audio amplifiers
US9293997B2 (en) 2013-03-14 2016-03-22 Analog Devices Global Isolated error amplifier for isolated power supplies
US9397560B2 (en) 2014-08-15 2016-07-19 Power Integrations, Inc. Controller for a power supply with transition region regulation
US10536309B2 (en) 2014-09-15 2020-01-14 Analog Devices, Inc. Demodulation of on-off-key modulated signals in signal isolator systems
US10270630B2 (en) 2014-09-15 2019-04-23 Analog Devices, Inc. Demodulation of on-off-key modulated signals in signal isolator systems
US9660848B2 (en) 2014-09-15 2017-05-23 Analog Devices Global Methods and structures to generate on/off keyed carrier signals for signal isolators
US9998301B2 (en) 2014-11-03 2018-06-12 Analog Devices, Inc. Signal isolator system with protection for common mode transients
US9893638B1 (en) * 2017-04-03 2018-02-13 Nxp B.V. Switched mode power supplies with adaptive reference voltage for controlling output transistor
CN108279728A (en) * 2018-04-08 2018-07-13 深圳市必易微电子有限公司 Exchange turns direct current linear voltage-stabilizing circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3304759A1 (en) 1983-02-11 1984-08-16 Siemens AG, 1000 Berlin und 8000 München Method and circuit arrangement for generating small DC voltages without a transformer, and its use
GB2208019A (en) 1987-08-14 1989-02-15 Diehl Gmbh & Co Method of generating a stabilised low voltage
EP0600384A2 (en) 1992-12-01 1994-06-08 LEGRAND GmbH Power supply
US5801933A (en) 1994-09-21 1998-09-01 Abbott Laboratories High efficiency voltage converter and regulator circuit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3758844A (en) * 1972-04-10 1973-09-11 Waynco Control circuit for load having measureable coefficient of resistance
US4507546A (en) 1983-03-01 1985-03-26 Fortune William S Control circuit responsive to a component's varying resistance
US4939632A (en) * 1989-02-14 1990-07-03 U.S. Philips Corporation Power supply circuit
JP2596314B2 (en) * 1993-05-31 1997-04-02 日本電気株式会社 Switching power supply circuit
US5521808A (en) * 1994-05-06 1996-05-28 Alcatel Network Systems, Inc. Method and circuitry for controlling start-up characteristics of a magnetic amplifier control circuit
JP2925470B2 (en) * 1995-03-17 1999-07-28 東光株式会社 Series control type regulator
JPH0951674A (en) * 1995-08-09 1997-02-18 Sanyo Electric Co Ltd Switching power supply circuit
JPH09325825A (en) 1996-06-06 1997-12-16 Pioneer Electron Corp Voltage smoothing circuit
US5914591A (en) * 1996-12-25 1999-06-22 Matsushita Electric Industrial Co., Ltd. Switching power supply
JPH10271813A (en) * 1997-03-27 1998-10-09 Hitachi Home Tec Ltd Stabilized power supply circuit
FR2783942B1 (en) * 1998-09-30 2004-02-13 St Microelectronics Sa VOLTAGE REGULATION DEVICE
US6166926A (en) * 2000-01-11 2000-12-26 Thomson Licensing S.A. Zero voltage switching power supply with burst mode
US6166527A (en) * 2000-03-27 2000-12-26 Linear Technology Corporation Control circuit and method for maintaining high efficiency in a buck-boost switching regulator
FR2807847B1 (en) * 2000-04-12 2002-11-22 St Microelectronics Sa LINEAR REGULATOR WITH LOW OVERVOLTAGE IN TRANSIENT REGIME

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3304759A1 (en) 1983-02-11 1984-08-16 Siemens AG, 1000 Berlin und 8000 München Method and circuit arrangement for generating small DC voltages without a transformer, and its use
GB2208019A (en) 1987-08-14 1989-02-15 Diehl Gmbh & Co Method of generating a stabilised low voltage
EP0600384A2 (en) 1992-12-01 1994-06-08 LEGRAND GmbH Power supply
US5801933A (en) 1994-09-21 1998-09-01 Abbott Laboratories High efficiency voltage converter and regulator circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1490957A4

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101997412A (en) * 2009-08-19 2011-03-30 通嘉科技股份有限公司 Control method

Also Published As

Publication number Publication date
CN101330254B (en) 2012-12-26
MXPA04009647A (en) 2005-01-11
CN100412739C (en) 2008-08-20
AU2003224818A1 (en) 2003-10-20
EP1490957A2 (en) 2004-12-29
EP1490957A4 (en) 2009-09-02
KR20040106310A (en) 2004-12-17
JP2005522177A (en) 2005-07-21
US20060164048A1 (en) 2006-07-27
US7199562B2 (en) 2007-04-03
WO2003085813A3 (en) 2004-02-19
CN1643468A (en) 2005-07-20
KR100995537B1 (en) 2010-11-22
AU2003224818A8 (en) 2003-10-20
CN101330254A (en) 2008-12-24
JP4339129B2 (en) 2009-10-07

Similar Documents

Publication Publication Date Title
US11005361B2 (en) Control circuit and method of a switching power supply
US8634213B2 (en) Power supply circuit with a control terminal for different functional modes of operation
US9263967B2 (en) AC/DC power conversion methods and apparatus
TWI584675B (en) System and method for current regulation in a light emitting diode illumination system
US7199562B2 (en) Line frequency switching regulator
US10630187B2 (en) Switching power supply device and semiconductor device
US9673697B2 (en) AC/DC power conversion methods and apparatus
US20160020691A1 (en) Hysteretic Power Factor Control Method for Single Stage Power Converters
JP4679866B2 (en) Power supply controller and method thereof
CN109921627B (en) Apparatus and method for limiting electromagnetic interference in a switching converter
JP2018082574A (en) Switching power supply device
US6348784B1 (en) Switching power supply
CN110754032A (en) AC-DC conversion
JP7208068B2 (en) pulse signal generator
JP2022060692A (en) Control circuit for power factor enhancement circuit
CN113411000A (en) Electronic circuit with power converter and output capacitor
JP2001112257A (en) Power supply unit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REEP Request for entry into the european phase

Ref document number: 2003721510

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2003721510

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 20038073234

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2003582886

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1020047015634

Country of ref document: KR

Ref document number: PA/a/2004/009647

Country of ref document: MX

ENP Entry into the national phase

Ref document number: 2006164048

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10509943

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 1020047015634

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003721510

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 10509943

Country of ref document: US