WO2002087182A1 - A hybrid frequency-time domain equalizer - Google Patents

A hybrid frequency-time domain equalizer Download PDF

Info

Publication number
WO2002087182A1
WO2002087182A1 PCT/IB2002/001456 IB0201456W WO02087182A1 WO 2002087182 A1 WO2002087182 A1 WO 2002087182A1 IB 0201456 W IB0201456 W IB 0201456W WO 02087182 A1 WO02087182 A1 WO 02087182A1
Authority
WO
WIPO (PCT)
Prior art keywords
equalizer
decision
feedback
frequency domain
domain equalizer
Prior art date
Application number
PCT/IB2002/001456
Other languages
French (fr)
Inventor
Dagnachew Birru
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Priority to EP02724556A priority Critical patent/EP1386458B1/en
Priority to KR1020027017567A priority patent/KR100876068B1/en
Priority to DE60220905T priority patent/DE60220905T2/en
Priority to JP2002584565A priority patent/JP2004530365A/en
Publication of WO2002087182A1 publication Critical patent/WO2002087182A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/015High-definition television systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2647Arrangements specific to the receiver only
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L2025/0335Arrangements for removing intersymbol interference characterised by the type of transmission
    • H04L2025/03375Passband transmission
    • H04L2025/03382Single of vestigal sideband
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L2025/03433Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439Fixed structures
    • H04L2025/03445Time domain
    • H04L2025/03471Tapped delay lines
    • H04L2025/03484Tapped delay lines time-recursive
    • H04L2025/03503Tapped delay lines time-recursive as a combination of feedback and prediction filters
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L2025/03433Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439Fixed structures
    • H04L2025/03522Frequency domain
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L2025/03592Adaptation methods
    • H04L2025/03598Algorithms
    • H04L2025/03611Iterative algorithms
    • H04L2025/03617Time recursive algorithms

Definitions

  • the present application is related to the subject matter of commonly assigned, co-pending application Attorney Docket No. 701375 (PHIL06-01375) entitled "A frequency- domain equalizer for terrestrial digital tv reception.”
  • the content of the above-identified application is incorporated herein by reference.
  • the present invention is directed, in general, to channel equalization in decoding wireless signals and, more specifically, to hybrid frequency-time domain equalization for improved performance.
  • the related application identified above discloses a frequency domain equalizer for vestigial sideband (VSB) decoders implemented within a single integrated circuit multi-standard demodulator also including an orthogonal frequency division multiplexing (OFDM) decoder.
  • OFDM orthogonal frequency division multiplexing
  • the frequency domain equalizer disclosed employs a least square cost function which is memory intensive in adaptive inverse channel estimation.
  • the hardware required for adaptive inverse channel estimation may be mapped to the hardware employed for (memory intensive) OFDM decoding.
  • the performance of the frequency domain equalizer disclosed in the related application is expected to be at least as good as currently implemented VSB equalizers, and in some cases even better, particularly for noisy non- minimum phase channels (where decision feedback equalizers suffer from convergence to a local minims if the length of the forward taps is short), long delay dispersions and co-channel interference.
  • performance of the frequency domain equalizer disclosed is hardly affected by the location of a spike initialization (the center tap).
  • frequency domain equalizer Even though performance of the frequency domain equalizer is at least as good as if not better than the performance of a typical standard time domain decision feedback equalizer (DFE) under the circumstances described, use of the frequency domain equalizer alone may not be adequate to solve the equalization problem of vestigial sideband (VSB) modulation with eight discrete amplitude levels (8-VSB).
  • DFE time domain decision feedback equalizer
  • the frequency domain equalizer behavior approximates a finite impulse response (FIR) Wiener solution, which could be inadequate for noise channels that have deep notches.
  • a decision feedback equalizer (discussed generally in J. Proakis, Digital Communications, Third Edition) would theoretically exhibit better performance in such a situation if the decisions fed back to the equalizer are reliable and the length of the filters is sufficiently long.
  • reliable decisions such as with a high signal-to- noise ratio (SNR) signal or using trellis decisions
  • the decision feedback equalizer would perform better than the frequency domain equalizer disclosed in the related application for some channels.
  • SNR signal-to- noise ratio
  • a frequency domain equalizer structure is included within the forward path of a time domain, decision feedback equalizer, with both the frequency domain and time domain portions employing a common error vector. Updates to the taps (frequency bins) may be adapted individually, or fully within the frequency domain without altering the feedback filter. Improved performance, including performance for noisy channels with deep notches, is achieved, and the frequency domain equalizer portion is relieved from equalizing minimum phase zeros of the channel.
  • Fig. 1 depicts a system in which a hybrid frequency-time domain equalizer is implemented according to one embodiment of the present invention
  • Fig. 2 is a simplified diagram showing, in greater detail, a frequency domain equalizer employing an adaptive inverse channel estimator for use in a hybrid frequency-time domain equalizer according to one embodiment of the present invention
  • Fig. 3 depicts in greater detail an adaptive inverse channel estimator for a frequency domain equalizer according to one embodiment of the present invention
  • Fig. 4 depicts a hybrid frequency-time domain equalizer according to one embodiment of the present invention
  • Fig. 5 depicts simulation results for a hybrid frequency-time domain equalizer in accordance with one embodiment of the present invention.
  • Figs. 1 through 4 discussed below, and the various embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented in any suitably arranged device.
  • Fig. 1 depicts a system in which a hybrid frequency-time domain equalizer is implemented according to one embodiment of the present invention.
  • System 100 includes a receiver 101, which in the exemplary embodiment is a digital television (DTV) receiver including a channel decoder 102 described in further detail below and capable of demodulating digital television broadcast signals according to the vestigial sideband (VSB) standard, where the digital television signals are received at an input 103.
  • DTV digital television
  • VSB vestigial sideband
  • FIG. 1 does not explicitly depict all components within the digital television receiver of the exemplary embodiment. Only so much of the commonly known construction and operation of a digital television receiver and the components therein as are unique to the present invention and/or required for an understanding of the present invention are shown and described herein.
  • Fig. 2 is a simplified diagram showing, in greater detail, a frequency domain equalizer employing an adaptive inverse channel estimator for use in a hybrid frequency-time domain equalizer according to one embodiment of the present invention.
  • Frequency domain equalizer 200 includes an overlap unit 201 receiving the input signals 202 to be decoded and overlapping M samples to form N samples, where N is the FFT size, which are converted to the frequency domain by FFT unit 203.
  • the output of the FFT unit 203 is modeled as an NxN diagonal matrix X k , where the diagonal elements ⁇ X (n k) ⁇ of the array X k are the output of
  • the output of FFT unit 203 is multiplied by signal multiplier 204 with G k , an ⁇ size row vector containing the frequency bins of the inverse channel estimate ⁇ G (n k) ⁇ , to produce Y k , an ⁇ size row vector containing the equalized frequency domain output ⁇ Y ⁇ n k ⁇ .
  • the frequency domain inverse channel estimate G k is obtained in the present invention by finding the value of G k which minimizes a modified version of the time domain recursive least square (RLS) cost function applied to the frequency domain data:
  • EE H (where the superscript " denotes transposed complex conjugate), and ⁇ is a positive constant known as the forgetting factor and having a value constrained by 0 ⁇ ⁇ ⁇ 1 .
  • the minimum of the cost function J k is identified by finding the value G k which satisfies the following partial derivative:
  • a correlation matrix R k of the input signal X k is defined:
  • the cost function J k may be expressed as:
  • G k G k _ l + T k X k R k -P (5)
  • the equalized frequency domain output Y k from signal multiplier 204 is input into IFFT unit 205 for conversion to the time domain.
  • the output of IFFT unit 205 is passed to a discard unit 206, which discards M samples and passes the remaining samples to a trellis decoder (Viterbi) unit 207 which generates the decoded output 208 as well as tentative decisions 209 regarding the error.
  • Error is calculated within error unit 210 in the time domain utilizing the conversion of the equalized frequency domain output Y k from IFFT unit 205, then converted back into the frequency domain by FFT unit 211.
  • the converted error is then employed by adaptive RLS inverse channel estimator 212 to compute the inverse channel estimate G k .
  • error unit 210 Depending on the convergence status, error is calculated by error unit 210 utilizing the training sequence, blind algorithms, and/or the tentative decisions 209 from the trellis decoder 207.
  • the above analysis of adaptive inverse channel estimation assumed that the transmitted and error sequences are a priori known, while in practice only the portion of the transmitted sequence is known and the error sequence is not often known. Accordingly, stochastic techniques must be employed to obtain equivalent error. Utilization of other techniques, such as the constant modulus algorithm (CMA) and decision directed techniques, to calculate a substitute error may be accommodated by modifying equation (5) to
  • G k G k _ l + ⁇ E k X * k R- 1 (6)
  • is a positive constant controlling the adaptation speed and excess mean-square error (MSE).
  • a block delay unit 213 is also inserted within frequency domain equalizer 200 to reflect the implementation related estimator loop delay (i.e., delay relating to IFFT unit 205, error unit 210 and FFT unit 211).
  • the inverse channel estimate G k is therefore updated utilizing delayed versions of frequency domain input X k and error E k (and correlation matrix R k employed in calculating error E k .
  • Fig. 3 depicts in greater detail an adaptive inverse channel estimator for a frequency domain equalizer according to one embodiment of the present invention.
  • G n,k G n k _ + ⁇ E n k X * n k R l k , (8) where R n k , X n k , G n k , and E n k are the diagonal elements of correlation matrix R k , input signal X k , inverse channel estimate G k , and error E k , respectively.
  • frequency bin update equations (7) and (8) require a few adders 301 and 302, two complex multipliers 303 and 304, and one complex divider 305.
  • the delayed output X k _ d from block delay 213 is passed to signal complex conjugator 306 as well as multiplier 303.
  • Multiplier 303 also receives the output of complex conjugator 306, as does divider 305.
  • the output of multiplier 303, lxicide A is added by adder 301 to the previous correlation matrix diagonal element R n k _ ⁇ from memory 307 after filtering by ⁇ filter 308 to compute current correlation matrix diagonal element R n k .
  • Correlation matrix diagonal element R n k is stored in memory 307 and passed to divider 305 to compute X * n k R ⁇ x k , which is then passed to multiplier 304 to be multiplied with error diagonal element E n k , with the result being filtered by ⁇ filter 309 before being passed to adder 302.
  • Adder 302 also receives the previous inverse channel estimate diagonal element G n k _ from memory 307, and the output of adder 302 is the current inverse channel estimate diagonal element G n k , which is passed to multiplier 204 and stored in memory 307.
  • the values of ⁇ and ⁇ which control the excess MSE and tracking/convergence behavior of the adaptation algorithm (although the correlation matrix R k is also very useful for convergence and tracking), may be chosen in such a way that multiplication with these values may be implemented with shift and add operations only.
  • the approximate time domain behavior of the frequency domain equalizer depicted in Figs. 2 and 3 includes a filtering part approximately equal to an FFT implementation of an FIR filter using cyclic convolution and an updating part equivalent to a block time domain RLS update converging approximately to a Wiener FIR filter solution: H *
  • IHII 2 + ⁇ H is the effective frequency response of the channel and ⁇ is the additive white Gaussian noise (AWGN) noise.
  • AWGN additive white Gaussian noise
  • Hybrid frequency-time domain equalizer 400 is essentially a time domain decision feedback equalizer including a frequency domain equalizer 200 within the forward path, with the time domain equalizer adapted to employ the same error vector (error calculation unit 210) as the frequency domain equalizer.
  • the error vector may be computed utilizing a blind decision-directed algorithm or a constant modulus algorithm, and is passed through serial -to-parallel converter 401 before being forwarded to the frequency domain equalizer portion 200 of the hybrid equalizer 400.
  • the frequency domain equalizer portion 200 of the hybrid equalizer 400 need not necessarily employ adaptive inverse channel estimation as described above, performance of the hybrid equalizer 400 may not be acceptable if other channel estimation techniques are employed.
  • Hybrid frequency-time domain equalizer 400 includes a signal adder 402 receiving the time domain output of the frequency domain equalizer 200, forming the forward path of the hybrid equalizer 400 from frequency domain equalizer portion 200 through signal adder 402 to trellis decoder 207 (not shown in Fig. 4).
  • hybrid frequency-time domain equalizer 400 also includes a decision feedback equalizer decision network 405 within the feedback loop (path) of frequency domain equalizer, including decision device 404, feedback filter 403, error calculation unit 210, serial-to-parallel converter 401, and the connections to frequency domain equalizer portion 200 and signal adder 402 as well as to the output of signal adder 402.
  • the decision device 404 receives the output of signal adder 402, which is also passed to trellis decoder 207, and may optionally form a part of trellis decoder 207 since trellis decisions are preferably employed by the decision feedback equalizer portion of hybrid equalizer 400.
  • trellis decision in computing the error is described more fully in commonly assigned, co-pending applications Attorney Docket No. 701720 (PHIL06-01720) entitled “generation of decision feedback equalizer data using trellis decoder traceback output in an ATSC HDTV receiver” and Attorney Docket No. 701429 (PHIL06-01429) entitled "A two stage equalizer for trellis coded systemS,” which are incorporated herein by reference.
  • the time domain error vector from error calculation unit 210 is passed to feedback filter 403, and the decisions from decision device 404 are also passed to error calculation unit 210 in addition to feedback filter 403.
  • the time domain equivalent of the hybrid equalizer 400 is a decision feedback equalizer with a very long forward filter, such as a 2000 tap forward filter. Such a large forward filter facilitates convergence in the time domain to a global minima, although convergence/tracking speed and integrated circuit area costs would prohibit effective use of a such a large equalizer in the time domain.
  • the hybrid equalizer 400 is thus preferable since initial convergence speed and tracking is enhanced by adapting the taps (the frequency bins) individually.
  • the hybrid equalizer 400 also alleviates the frequency domain equalizer portion 200 from equalizing the minimum-phase zeros of the channel.
  • Hybrid equalizer 400 utilizes a hybrid frequency-time domain tap update in which the taps of the frequency domain portion and that of the time domain portion are adapted in a different manner.
  • Fig. 5 depicts simulation results for a hybrid frequency-time domain equalizer in accordance with one embodiment of the present invention.
  • the plot displays typical symbol error rate (SER) performance of a conventional decision feedback equalizer having 128 forward taps and 256 feedback taps versus a hybrid frequency-time domain equalizer having a 2K FFT in the frequency domain equalizer portion, where decisions from the trellis decoder were employed in the feedback path of the equalizers.
  • the hybrid equalizers performance was significantly better.
  • the hybrid equalizer of the present invention has superior static and multi-path performance compared to conventional decision feedback equalizers, including for noisy channels with deep notches.
  • a frequency domain equalizer is seamlessly integrated with a time domain decision feedback equalizer decision network 405 within the feedback path. Decisions from a trellis decoder may be employed, and reduced likelihood of convergence to a local rather than global minima improves the robustness of the performance. Decision- directed algorithms for tap updates are also possible.
  • machine usable mediums include: nonvolatile, hard-coded type mediums such as read only memories (ROMs) or erasable, electrically programmable read only memories (EEPROMs), recordable type mediums such as floppy disks, hard disk drives and compact disc read only memories (CD- ROMs) or digital versatile discs (DVDs), and transmission type mediums such as digital and analog communication links.
  • ROMs read only memories
  • EEPROMs electrically programmable read only memories
  • CD- ROMs compact disc read only memories
  • DVDs digital versatile discs
  • transmission type mediums such as digital and analog communication links.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Power Engineering (AREA)
  • Multimedia (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Networks Using Active Elements (AREA)
  • Filters That Use Time-Delay Elements (AREA)

Abstract

A channel decoder employs a hybrid frequency-time domain equalizer for effectively combining a frequency domain equalizer with a time domain equalizer to achieve superior static and dynamic multi-path performance compared to conventional decision feedback equalizers. A frequency domain equalizer structure is included within the forward path of a time domain, decision feedback equalizer, with both the frequency domain and time domain portions employing a common error vector. Updates to the taps (frequency bins) may be adapted individually, or fully within the frequency domain without altering the feedback filter. Improved performance, including performance for noisy channels with deep notches, is achieved, and the frequency domain equalizer portion is relieved from equalizing minimum phase zeros of the channel.

Description

A hybrid frequency-time domain equalizer
The present application is related to the subject matter of commonly assigned, co-pending application Attorney Docket No. 701375 (PHIL06-01375) entitled "A frequency- domain equalizer for terrestrial digital tv reception." The content of the above-identified application is incorporated herein by reference. The present invention is directed, in general, to channel equalization in decoding wireless signals and, more specifically, to hybrid frequency-time domain equalization for improved performance.
The related application identified above discloses a frequency domain equalizer for vestigial sideband (VSB) decoders implemented within a single integrated circuit multi-standard demodulator also including an orthogonal frequency division multiplexing (OFDM) decoder. Rather than a frequency domain implementation of a time domain finite impulse response (FIR) filter, which is computationally intensive, the frequency domain equalizer disclosed employs a least square cost function which is memory intensive in adaptive inverse channel estimation. As a result, the hardware required for adaptive inverse channel estimation may be mapped to the hardware employed for (memory intensive) OFDM decoding.
From simulation results, the performance of the frequency domain equalizer disclosed in the related application is expected to be at least as good as currently implemented VSB equalizers, and in some cases even better, particularly for noisy non- minimum phase channels (where decision feedback equalizers suffer from convergence to a local minims if the length of the forward taps is short), long delay dispersions and co-channel interference. In addition, performance of the frequency domain equalizer disclosed is hardly affected by the location of a spike initialization (the center tap).
Even though performance of the frequency domain equalizer is at least as good as if not better than the performance of a typical standard time domain decision feedback equalizer (DFE) under the circumstances described, use of the frequency domain equalizer alone may not be adequate to solve the equalization problem of vestigial sideband (VSB) modulation with eight discrete amplitude levels (8-VSB). The frequency domain equalizer behavior approximates a finite impulse response (FIR) Wiener solution, which could be inadequate for noise channels that have deep notches.
One the other hand, a decision feedback equalizer (discussed generally in J. Proakis, Digital Communications, Third Edition) would theoretically exhibit better performance in such a situation if the decisions fed back to the equalizer are reliable and the length of the filters is sufficiently long. With reliable decisions, such as with a high signal-to- noise ratio (SNR) signal or using trellis decisions, the decision feedback equalizer would perform better than the frequency domain equalizer disclosed in the related application for some channels. There is, therefore, a need in the art for a frequency domain equalizer which retains the advantages of adaptive inverse channel estimation while also obtaining the benefits of the feedback portion of a decision feedback equalizer with reliable decisions and a sufficiently long filter.
To address the above-discussed deficiencies of the prior art, it is a primary object of the present invention to provide, for use in a channel decoder, a hybrid frequency- time domain equalizer for effectively combining a frequency domain equalizer with a time domain equalizer to achieve superior static and dynamic multi-path performance compared to conventional decision feedback equalizers. A frequency domain equalizer structure is included within the forward path of a time domain, decision feedback equalizer, with both the frequency domain and time domain portions employing a common error vector. Updates to the taps (frequency bins) may be adapted individually, or fully within the frequency domain without altering the feedback filter. Improved performance, including performance for noisy channels with deep notches, is achieved, and the frequency domain equalizer portion is relieved from equalizing minimum phase zeros of the channel. The foregoing has outlined rather broadly the features and technical advantages of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features and advantages of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art will appreciate that they may readily use the conception and the specific embodiment disclosed as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. Those skilled in the art will also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form. Before undertaking the detailed description of the invention below, it may be advantageous to set forth definitions of certain words or phrases used throughout this patent document: the terms "include" and "comprise," as well as derivatives thereof, mean inclusion without limitation; the term "or" is inclusive, meaning and/or; the phrases "associated with" and "associated therewith," as well as derivatives thereof, may mean to include, be included within, interconnect with, contain, be contained within, connect to or with, couple to or with, be communicable with, cooperate with, interleave, juxtapose, be proximate to, be bound to or with, have, have a property of, or the like; and the term "controller" means any device, system or part thereof that controls at least one operation, whether such a device is implemented in hardware, firmware, software or some combination of at least two of the same. It should be noted that the functionality associated with any particular controller may be centralized or distributed, whether locally or remotely. Definitions for certain words and phrases are provided throughout this patent document, and those of ordinary skill in the art will understand that such definitions apply in many, if not most, instances to prior as well as future uses of such defined words and phrases.
For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, wherein like numbers designate like objects, and in which: Fig. 1 depicts a system in which a hybrid frequency-time domain equalizer is implemented according to one embodiment of the present invention;
Fig. 2 is a simplified diagram showing, in greater detail, a frequency domain equalizer employing an adaptive inverse channel estimator for use in a hybrid frequency-time domain equalizer according to one embodiment of the present invention;
Fig. 3 depicts in greater detail an adaptive inverse channel estimator for a frequency domain equalizer according to one embodiment of the present invention;
Fig. 4 depicts a hybrid frequency-time domain equalizer according to one embodiment of the present invention; and Fig. 5 depicts simulation results for a hybrid frequency-time domain equalizer in accordance with one embodiment of the present invention. Figs. 1 through 4, discussed below, and the various embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented in any suitably arranged device.
Fig. 1 depicts a system in which a hybrid frequency-time domain equalizer is implemented according to one embodiment of the present invention. System 100 includes a receiver 101, which in the exemplary embodiment is a digital television (DTV) receiver including a channel decoder 102 described in further detail below and capable of demodulating digital television broadcast signals according to the vestigial sideband (VSB) standard, where the digital television signals are received at an input 103.
Those skilled in the art will perceive that Fig. 1 does not explicitly depict all components within the digital television receiver of the exemplary embodiment. Only so much of the commonly known construction and operation of a digital television receiver and the components therein as are unique to the present invention and/or required for an understanding of the present invention are shown and described herein.
Fig. 2 is a simplified diagram showing, in greater detail, a frequency domain equalizer employing an adaptive inverse channel estimator for use in a hybrid frequency-time domain equalizer according to one embodiment of the present invention. Frequency domain equalizer 200 includes an overlap unit 201 receiving the input signals 202 to be decoded and overlapping M samples to form N samples, where N is the FFT size, which are converted to the frequency domain by FFT unit 203. The output of the FFT unit 203 is modeled as an NxN diagonal matrix Xk , where the diagonal elements {X(n k)} of the array Xk are the output of
FFT unit 203. The subscript (n,k) refers to the nth frequency bin at the kth FFT block, where n = l,...,N .
The output of FFT unit 203 is multiplied by signal multiplier 204 with Gk , an Ν size row vector containing the frequency bins of the inverse channel estimate {G(n k)} , to produce Yk , an Ν size row vector containing the equalized frequency domain output {Y{n kΛ .
The equalized frequency domain output may therefore be described as: Yk = GkXk The frequency domain inverse channel estimate Gk is obtained in the present invention by finding the value of Gk which minimizes a modified version of the time domain recursive least square (RLS) cost function applied to the frequency domain data:
Figure imgf000006_0001
where E, is the frequency domain error vector defined by E, = S, - GkX, , Sk is an N size row vector containing the frequency domain representation of the transmitted VSB source signal (which is assumed to be known), |E| = EEH (where the superscript " denotes transposed complex conjugate), and λ is a positive constant known as the forgetting factor and having a value constrained by 0 < λ < 1 . The minimum of the cost function Jk is identified by finding the value Gk which satisfies the following partial derivative:
SG, In order to simplify further analysis, a correlation matrix Rk of the input signal Xk is defined:
Figure imgf000006_0002
together with a cross-correlation vector Pk between the input signal Xk and the desired signal Sk :
Figure imgf000006_0003
Utilizing these two correlation values within the cost function Jk , and after further simplification, the cost function Jk may be expressed as:
Jt = Σ^'IMI2 + G G" - GkPk H - Pfiϋ . (1)
/=0
Since Rk is a diagonal matrix and Pk is a vector, the partial differentiation of equation (1) with respect to the elements of Gk yields:
dGH ~* * * ' The optimum value of Gk is then obtained from the solution of the set of equations GkRk - Pk = 0 , the solution to which yields
Gk = PkRk-l . (2)
Because Pk = λPk_t + SkXk , and assuming that Ek = Sk - Gk_xXk is a prior estimate of the error Ek , the cross-correlation vector Pk = λPk_l + EkXk + τA_1||jfA.|| may be written as
Pk
Figure imgf000007_0001
+GkJxkf because Pk_ϊ = Gt_,-RA_, . Substitution of this expression for the cross-correlation vector Pk in equation (2), with further simplification, yields
Gk = Gk_x{λRk_
Figure imgf000007_0002
+T R x • (3) However, where Rk_ is initialized with a suitable constant, the correlation matrix Rk may also be described by the following recursive equation:
Figure imgf000007_0003
Use of this substitution in equation (3), after further simplification, results in
Gk = Gk_l + TkXk Rk-P (5) The equalized frequency domain output Yk from signal multiplier 204 is input into IFFT unit 205 for conversion to the time domain. The output of IFFT unit 205 is passed to a discard unit 206, which discards M samples and passes the remaining samples to a trellis decoder (Viterbi) unit 207 which generates the decoded output 208 as well as tentative decisions 209 regarding the error. Error is calculated within error unit 210 in the time domain utilizing the conversion of the equalized frequency domain output Yk from IFFT unit 205, then converted back into the frequency domain by FFT unit 211. The converted error is then employed by adaptive RLS inverse channel estimator 212 to compute the inverse channel estimate Gk .
Depending on the convergence status, error is calculated by error unit 210 utilizing the training sequence, blind algorithms, and/or the tentative decisions 209 from the trellis decoder 207. The above analysis of adaptive inverse channel estimation assumed that the transmitted and error sequences are a priori known, while in practice only the portion of the transmitted sequence is known and the error sequence is not often known. Accordingly, stochastic techniques must be employed to obtain equivalent error. Utilization of other techniques, such as the constant modulus algorithm (CMA) and decision directed techniques, to calculate a substitute error may be accommodated by modifying equation (5) to
Gk = Gk_l + μEkX *k R- 1 (6) where μ is a positive constant controlling the adaptation speed and excess mean-square error (MSE).
In the case of VSB, the time distance between successive training sequences (training signals) is so far apart that other techniques must be employed to calculate the error in between training sequences. Depending on the severity of the inter symbol interference (ISI), blind algorithms and decision directed algorithms may be employed to calculate an equivalent error which may be substituted for the actual error.
A block delay unit 213 is also inserted within frequency domain equalizer 200 to reflect the implementation related estimator loop delay (i.e., delay relating to IFFT unit 205, error unit 210 and FFT unit 211). The inverse channel estimate Gk is therefore updated utilizing delayed versions of frequency domain input Xk and error Ek (and correlation matrix Rk employed in calculating error Ek .
Fig. 3 depicts in greater detail an adaptive inverse channel estimator for a frequency domain equalizer according to one embodiment of the present invention. Adaptive inverse channel estimator 212 depicted in Fig. 2 is implemented as shown. Since correlation matrix Rk is a diagonal matrix, the inverse operation involves only inversion of the diagonal elements. Denoting the n th frequency bin within the k th FFT frame as, for example, Gn k , where n = 1,...N , the frequency bin update for equations (4) and (6) reduce to
Figure imgf000008_0001
and
G n,k = Gn k_ + μEn kX *n k R l k , (8) where Rn k , Xn k , Gn k , and En k are the diagonal elements of correlation matrix Rk , input signal Xk , inverse channel estimate Gk , and error Ek , respectively.
As illustrated in Fig. 3, frequency bin update equations (7) and (8) require a few adders 301 and 302, two complex multipliers 303 and 304, and one complex divider 305. The delayed output Xk_d from block delay 213 is passed to signal complex conjugator 306 as well as multiplier 303. Multiplier 303 also receives the output of complex conjugator 306, as does divider 305. The output of multiplier 303, lx„ A , is added by adder 301 to the previous correlation matrix diagonal element Rn k_λ from memory 307 after filtering by λ filter 308 to compute current correlation matrix diagonal element Rn k .
Correlation matrix diagonal element Rn k is stored in memory 307 and passed to divider 305 to compute X *n k R~x k , which is then passed to multiplier 304 to be multiplied with error diagonal element En k , with the result being filtered by μ filter 309 before being passed to adder 302. Adder 302 also receives the previous inverse channel estimate diagonal element Gn k_ from memory 307, and the output of adder 302 is the current inverse channel estimate diagonal element Gn k , which is passed to multiplier 204 and stored in memory 307. The values of λ and μ , which control the excess MSE and tracking/convergence behavior of the adaptation algorithm (although the correlation matrix Rk is also very useful for convergence and tracking), may be chosen in such a way that multiplication with these values may be implemented with shift and add operations only. The approximate time domain behavior of the frequency domain equalizer depicted in Figs. 2 and 3 includes a filtering part approximately equal to an FFT implementation of an FIR filter using cyclic convolution and an updating part equivalent to a block time domain RLS update converging approximately to a Wiener FIR filter solution: H *
G =
IHII2 + σ where H is the effective frequency response of the channel and σ is the additive white Gaussian noise (AWGN) noise.
Fig. 4 depicts a hybrid frequency-time domain equalizer according to one embodiment of the present invention. Hybrid frequency-time domain equalizer 400 is essentially a time domain decision feedback equalizer including a frequency domain equalizer 200 within the forward path, with the time domain equalizer adapted to employ the same error vector (error calculation unit 210) as the frequency domain equalizer. The error vector may be computed utilizing a blind decision-directed algorithm or a constant modulus algorithm, and is passed through serial -to-parallel converter 401 before being forwarded to the frequency domain equalizer portion 200 of the hybrid equalizer 400. While the frequency domain equalizer portion 200 of the hybrid equalizer 400 need not necessarily employ adaptive inverse channel estimation as described above, performance of the hybrid equalizer 400 may not be acceptable if other channel estimation techniques are employed.
Hybrid frequency-time domain equalizer 400 includes a signal adder 402 receiving the time domain output of the frequency domain equalizer 200, forming the forward path of the hybrid equalizer 400 from frequency domain equalizer portion 200 through signal adder 402 to trellis decoder 207 (not shown in Fig. 4).
While the update of the frequency domain portion 200 of the hybrid equalizer 400 is performed in the frequency domain, updating of the feedback time domain filter 403 is done with a conventional, sample-by-sample time domain update. Accordingly, hybrid frequency-time domain equalizer 400 also includes a decision feedback equalizer decision network 405 within the feedback loop (path) of frequency domain equalizer, including decision device 404, feedback filter 403, error calculation unit 210, serial-to-parallel converter 401, and the connections to frequency domain equalizer portion 200 and signal adder 402 as well as to the output of signal adder 402. The decision device 404 receives the output of signal adder 402, which is also passed to trellis decoder 207, and may optionally form a part of trellis decoder 207 since trellis decisions are preferably employed by the decision feedback equalizer portion of hybrid equalizer 400. Such use of trellis decision in computing the error is described more fully in commonly assigned, co-pending applications Attorney Docket No. 701720 (PHIL06-01720) entitled "generation of decision feedback equalizer data using trellis decoder traceback output in an ATSC HDTV receiver" and Attorney Docket No. 701429 (PHIL06-01429) entitled "A two stage equalizer for trellis coded systemS," which are incorporated herein by reference.
The time domain error vector from error calculation unit 210 is passed to feedback filter 403, and the decisions from decision device 404 are also passed to error calculation unit 210 in addition to feedback filter 403.
The time domain equivalent of the hybrid equalizer 400 is a decision feedback equalizer with a very long forward filter, such as a 2000 tap forward filter. Such a large forward filter facilitates convergence in the time domain to a global minima, although convergence/tracking speed and integrated circuit area costs would prohibit effective use of a such a large equalizer in the time domain. The hybrid equalizer 400 is thus preferable since initial convergence speed and tracking is enhanced by adapting the taps (the frequency bins) individually. The hybrid equalizer 400 also alleviates the frequency domain equalizer portion 200 from equalizing the minimum-phase zeros of the channel. Hybrid equalizer 400 utilizes a hybrid frequency-time domain tap update in which the taps of the frequency domain portion and that of the time domain portion are adapted in a different manner. An alternative is a fully frequency-domain tap update, while the filtering part of the equalizer remains unchanged (i.e., the feedback filter still operates in the time domain). Tap (frequency bin) update equations similar to those described above for the frequency domain equalizer portion 200 may be employed for both the forward and feedback paths, although and additional pair of FFT/IFFT filters would be required.
Fig. 5 depicts simulation results for a hybrid frequency-time domain equalizer in accordance with one embodiment of the present invention. The plot displays typical symbol error rate (SER) performance of a conventional decision feedback equalizer having 128 forward taps and 256 feedback taps versus a hybrid frequency-time domain equalizer having a 2K FFT in the frequency domain equalizer portion, where decisions from the trellis decoder were employed in the feedback path of the equalizers. The hybrid equalizers performance was significantly better. The hybrid equalizer of the present invention has superior static and multi-path performance compared to conventional decision feedback equalizers, including for noisy channels with deep notches. A frequency domain equalizer is seamlessly integrated with a time domain decision feedback equalizer decision network 405 within the feedback path. Decisions from a trellis decoder may be employed, and reduced likelihood of convergence to a local rather than global minima improves the robustness of the performance. Decision- directed algorithms for tap updates are also possible.
It is important to note that while the present invention has been described in the context of a fully functional hard-ware based system and/or network, those skilled in the art will appreciate that the mechanism of the present invention is capable of being distributed in the form of a machine usable medium containing instructions in a variety of forms, and that the present invention applied equally regardless of the particular type of signal bearing medium utilized to actually carry out the distribution. Examples of machine usable mediums include: nonvolatile, hard-coded type mediums such as read only memories (ROMs) or erasable, electrically programmable read only memories (EEPROMs), recordable type mediums such as floppy disks, hard disk drives and compact disc read only memories (CD- ROMs) or digital versatile discs (DVDs), and transmission type mediums such as digital and analog communication links. Although the present invention has been described in detail, those skilled in the art will understand that various changes, substitutions and alterations herein may be made without departing from the spirit and scope of the invention in its broadest form.

Claims

CLAIMS:
1. A hybrid frequency-time domain equalizer 400 for improved static and multi- path performance over a decision feedback equalizer comprising:
- a frequency domain equalizer 200 having forward and feedback paths; and
- a decision feedback equalizer decision network 405 within said feedback path of said frequency domain equalizer 200, said frequency domain equalizer 200 and said decision feedback equalizer decision network 405 both employing a single error vector to update error correction therein.
2. The hybrid frequency-time domain equalizer 400 as set forth in claim 1 wherein said decision feedback equalizer decision network 405 further comprises a decision device 404 within said feedback path for said frequency domain equalizer 200.
3. The hybrid frequency-time domain equalizer 400 as set forth in claim 2 wherein said decision device 404 employs trellis decisions to minimize decoding error.
4. The hybrid frequency-time domain equalizer 400 as set forth in claim 1 wherein said decision feedback equalizer decision network 405 further comprises a time domain feedback filter 403 within said feedback path for said frequency domain equalizer 200.
5. The hybrid frequency-time domain equalizer 400 as set forth in claim 1 wherein taps updates for said decision feedback equalizer decision network 405 are separate from tap updates for said frequency domain equalizer 200.
6. A receiver 101 comprising:
- an input 102 receiving single carrier digital signals; and
- a channel decoder 104 employing a hybrid frequency-time domain equalizer 400 for improved static and multi-path performance over a decision feedback equalizer, said hybrid frequency-time domain equalizer 400 comprising: - a frequency domain equalizer 200 having forward and feedback paths; and
- a decision feedback equalizer decision network 405 within said feedback path of said frequency domain equalizer 200, said frequency domain equalizer 200 and said decision feedback equalizer decision network 405 both employing a single error vector to update error correction therein.
7. The receiver 101 as set forth in claim 6 wherein said decision feedback equalizer decision network 405 further comprises a decision device 404 within said feedback path for said frequency domain equalizer 200.
8. The receiver 101 as set forth in claim 7 wherein said decision device 404 employs trellis decisions to minimize decoding error.
9. The receiver 101 as set forth in claim 6 wherein said decision feedback equalizer decision network 405 further comprises a time domain feedback filter 403 within said feedback path for said frequency domain equalizer 200.
10. The receiver 101 as set forth in claim 6 wherein taps updates for said decision feedback equalizer decision network 405 are separate from tap updates for said frequency domain equalizer 200.
11. A method of hybrid frequency-time domain equalization for improved static and multi-path performance over a decision feedback equalizer comprising:
- receiving a single carrier input signal at a frequency domain equalizer 200 having forward and feedback paths; and
- employing a decision feedback equalizer decision network 405 within the feedback path of the frequency domain equalizer 200, the frequency domain equalizer 200 and the decision feedback equalizer decision network 405 both employing a single error vector to update error correction therein.
12. The method as set forth in claim 11 wherein the step of employing a decision feedback equalizer decision network 405 within the feedback path of the frequency domain equalizer 200 further comprises employing a decision device 404 within the feedback path for the frequency domain equalizer 200.
13. The method as set forth in claim 12 wherein the step of employing a decision device 404 within the feedback path for the frequency domain equalizer 200 further comprises employing trellis decisions within the feedback path for the frequency domain equalizer 200 to minimize decoding error.
14. The method as set forth in claim 11 wherein the step of employing a decision feedback equalizer decision network 405 within the feedback path of the frequency domain equalizer 200 further comprises utilizing a time domain feedback filter 403 within the feedback path for the frequency domain equalizer 200.
15. The method as set forth in claim 11 further comprising updating taps for the decision feedback equalizer decision network 405 separately from tap updates for the frequency domain equalizer 200.
16. A hybrid frequency-time domain equalizer 400 for improved static and multi- path performance over a decision feedback equalizer comprising:
- a decision feedback equalizer 402, 405 having forward and feedback paths; and - a frequency domain equalizer 200 within said forward path of said decision feedback equalizer 402, 405, said frequency domain equalizer 200 and said decision feedback equalizer 402, 405 both employing a single error vector to update error correction therein.
17. The hybrid frequency-time domain equalizer 400 as set forth in claim 16 wherein said decision feedback equalizer 402, 405 further comprises a decision device 404 within said feedback path, said feedback path forming a portion of a feedback path for said frequency domain equalizer 200.
18. The hybrid frequency-time domain equalizer 400 as set forth in claim 17 wherein said decision device 404 employs trellis decisions to minimize decoding error.
19. The hybrid frequency-time domain equalizer 400 as set forth in claim 16 wherein said decision feedback equalizer 402, 405 further comprises a time domain feedback filter 403 within said feedback path.
20. The hybrid frequency-time domain equalizer 400 as set forth in claim 16 wherein taps updates for said decision feedback equalizer 402, 405 are separate from tap updates for said frequency domain equalizer 200.
PCT/IB2002/001456 2001-04-23 2002-04-18 A hybrid frequency-time domain equalizer WO2002087182A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP02724556A EP1386458B1 (en) 2001-04-23 2002-04-18 A hybrid frequency-time domain equalizer
KR1020027017567A KR100876068B1 (en) 2001-04-23 2002-04-18 Hybrid frequency-time domain equalizer
DE60220905T DE60220905T2 (en) 2001-04-23 2002-04-18 Hybrid frequency-time domain equalizer
JP2002584565A JP2004530365A (en) 2001-04-23 2002-04-18 Frequency-domain / time-domain hybrid equalizer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/840,203 US7042937B2 (en) 2001-04-23 2001-04-23 Hybrid frequency-time domain equalizer
US09/840,203 2001-04-23

Publications (1)

Publication Number Publication Date
WO2002087182A1 true WO2002087182A1 (en) 2002-10-31

Family

ID=25281708

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2002/001456 WO2002087182A1 (en) 2001-04-23 2002-04-18 A hybrid frequency-time domain equalizer

Country Status (8)

Country Link
US (1) US7042937B2 (en)
EP (1) EP1386458B1 (en)
JP (1) JP2004530365A (en)
KR (1) KR100876068B1 (en)
CN (1) CN100355254C (en)
AT (1) ATE366019T1 (en)
DE (1) DE60220905T2 (en)
WO (1) WO2002087182A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10326810A1 (en) * 2003-06-13 2005-01-13 Siemens Ag Method for estimating data units transmitted in a radio block over a radio channel and receiving station
JP2005341592A (en) * 2004-05-28 2005-12-08 Mitsubishi Electric Research Laboratories Inc Method for suppressing interference in time-frequency hopped, ultra wide bandwidth system
EP1691500A1 (en) 2005-02-09 2006-08-16 Motorola, Inc. Symbol mapping and pilot insertion in an OFDM-CDMA system
US7506042B2 (en) 2004-08-06 2009-03-17 Sharp Laboratories Of America, Inc. Hierarchical ad hoc network organizational method involving with proxy networking
US8019032B2 (en) 2005-02-04 2011-09-13 Qualcomm Incorporated Method and system for channel equalization
US8351523B2 (en) 2008-06-30 2013-01-08 Nec Corporation Radio communication method and device in single-carrier transmission system

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9901491D0 (en) * 1999-01-22 1999-03-17 Univ Bristol Receiver
US20020021750A1 (en) * 2000-05-12 2002-02-21 Belotserkovsky Maxim B. Method and apparatus for selective equalizer tap initialization in an OFDM system
US6856649B2 (en) * 2001-03-30 2005-02-15 Koninklijke Philips Electronics N.V. Initialization scheme for a hybrid frequency-time domain equalizer
GB0116493D0 (en) * 2001-07-06 2001-08-29 Koninkl Philips Electronics Nv Receiver having an adaptive filter and method of optimising the filter
US6944244B2 (en) * 2001-09-18 2005-09-13 Thomson Licensing S.A. Mechanism for OFDM equalizer tap initialization using an adaptive algorithm
DE10157247B4 (en) * 2001-11-22 2007-06-14 Rohde & Schwarz Gmbh & Co. Kg Method for common estimation of parameters
KR100442255B1 (en) * 2002-02-27 2004-07-30 엘지전자 주식회사 Apparatus for equalizing channel
KR100451750B1 (en) * 2002-10-31 2004-10-08 엘지전자 주식회사 Equalizer for digital television receiver
DE10251288B4 (en) * 2002-11-04 2005-08-11 Advanced Micro Devices, Inc., Sunnyvale Equalizer circuit with notch compensation for a direct mix receiver
CN100479515C (en) * 2003-02-11 2009-04-15 韩国电子通信研究院 Decision feedback equalizer for digital TV and method thereof
WO2004112303A2 (en) * 2003-03-10 2004-12-23 Macphy Modems, Inc. Method and apparatus for single burst equalization of single carrier signals in broadband wireless access systems
US7792184B2 (en) * 2003-04-24 2010-09-07 Qualcomm Incorporated Apparatus and method for determining coefficient of an equalizer
US7660340B2 (en) * 2004-06-22 2010-02-09 Alcatel-Lucent Usa Inc. Method of receiver processing of CDMA signals in a CDMA system
KR100626370B1 (en) * 2004-12-29 2006-09-20 삼성전자주식회사 Multi sub-carrier communiation system improved performance of frequency equalization and method thereof
US20060195502A1 (en) * 2005-02-25 2006-08-31 Lecroy Corporation Group delay compensation using IFFT filters
US8135088B2 (en) 2005-03-07 2012-03-13 Q1UALCOMM Incorporated Pilot transmission and channel estimation for a communication system utilizing frequency division multiplexing
CA2560497C (en) * 2005-09-22 2014-05-13 Her Majesty The Queen In Right Of Canada, As Represented By The Ministerof Industry, Through The Communications Research Centre Canada Hybrid domain block equalizer
KR100767691B1 (en) * 2006-01-13 2007-10-17 엘지전자 주식회사 A equalizer
US8085890B2 (en) * 2006-05-03 2011-12-27 Nokia Corporation Apparatus and method for base band filtering
AU2007304830B2 (en) * 2006-10-05 2012-09-06 Cohda Wireless Pty Ltd Improving receiver performance in a communication network
KR20080073926A (en) * 2007-02-07 2008-08-12 삼성전자주식회사 Method for implementing equalizer in audio signal decoder and apparatus therefor
US8831063B2 (en) * 2008-03-18 2014-09-09 Qualcomm Incorporated Single carrier burst structure for decision feedback equalization and tracking
GB2472102B (en) * 2009-07-24 2015-05-20 Cambridge Consultants Receiver for wireless transmission
TWI435575B (en) * 2010-07-27 2014-04-21 Realtek Semiconductor Corp Receiver and method for equalizing received signal
CN102347921B (en) * 2010-07-29 2015-08-05 瑞昱半导体股份有限公司 Receiver and carry out the method for equilibrium treatment to received signal
US8565327B2 (en) * 2011-03-30 2013-10-22 Himax Media Solutions, Inc. Intersymbol interference removal method
US8782112B2 (en) * 2011-06-28 2014-07-15 Qualcomm Incorporated Methods and systems for optimal zero-forcing and MMSE frequency domain equalizers for complex and VSB signals
CN102932293B (en) * 2011-08-10 2016-08-03 瑞昱半导体股份有限公司 Balancer and equalization methods
KR20140092293A (en) * 2011-10-17 2014-07-23 파나소닉 주식회사 Adaptive equalizer
US9002311B2 (en) * 2012-01-16 2015-04-07 Qualcomm Incorporated Frequency domain interference cancellation and equalization for downlink cellular systems
JP5710534B2 (en) * 2012-03-27 2015-04-30 株式会社東芝 Frequency domain equalizer and receiver
CN103338171B (en) * 2013-06-27 2016-06-15 北京大学 A kind of receiving terminal equalization methods based on channel estimation in frequency domain and system
CN108322410B (en) * 2017-01-18 2020-10-30 联发科技股份有限公司 Time domain equalizer and signal processing method thereof
US10483997B1 (en) * 2018-11-02 2019-11-19 Texas Instruments Incorporated Circuit for frequency to time domain conversion

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1043875A2 (en) * 1999-04-08 2000-10-11 NEC USA, Inc. Receiver for discrete multitone modulated signals having window function

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61112437A (en) * 1984-10-18 1986-05-30 Fujitsu Ltd Automatic equalization system
JP2961194B2 (en) * 1990-04-04 1999-10-12 日本フィリップス株式会社 Ghost removal circuit
JP3082089B2 (en) * 1990-04-04 2000-08-28 日本フィリップス株式会社 Ghost removal circuit
JP2663820B2 (en) * 1992-12-28 1997-10-15 日本電気株式会社 Decision feedback equalizer
JPH08181638A (en) * 1994-12-27 1996-07-12 Matsushita Electric Ind Co Ltd Equalizer and its performance evaluation method
FR2732178A1 (en) * 1995-03-22 1996-09-27 Philips Electronique Lab DIGITAL TRANSMISSION SYSTEM WITH CASCADE EQUALIZER RECEIVER
KR100189906B1 (en) * 1996-04-17 1999-06-01 윤종용 Viterbi decoding method and circuit
US6014412A (en) * 1996-04-19 2000-01-11 Amati Communications Corporation Digital radio frequency interference canceller
US6359938B1 (en) * 1996-10-31 2002-03-19 Discovision Associates Single chip VLSI implementation of a digital receiver employing orthogonal frequency division multiplexing
US6549512B2 (en) * 1997-06-25 2003-04-15 Texas Instruments Incorporated MDSL DMT architecture
GB2333014A (en) * 1997-12-31 1999-07-07 Samsung Electronics Co Ltd Virerbi equalizer using dsp's
JP3191767B2 (en) * 1998-04-10 2001-07-23 三菱電機株式会社 Digital communication device
US6603811B1 (en) * 1998-05-29 2003-08-05 3Com Corporation Low complexity frequency domain equalizer having fast re-lock
JP2000022661A (en) * 1998-07-07 2000-01-21 Nec Corp Ofdm demodulator
US6216148B1 (en) * 1998-11-12 2001-04-10 Quantum Corporation Adaptive analog equalizer for partial response channels
US6597745B1 (en) * 1999-04-06 2003-07-22 Eric M. Dowling Reduced complexity multicarrier precoder
US6608864B1 (en) * 1999-05-26 2003-08-19 3Com Corporation Method and apparatus for fault recovery in a decision feedback equalizer
US6785349B1 (en) * 1999-05-28 2004-08-31 3Com Corporation Correlation based method of determining frame boundaries of data frames that are periodically extended
US6546056B1 (en) * 1999-05-28 2003-04-08 3Com Corporation Timing recovery in a multi-tone modem
US6690666B1 (en) * 1999-05-29 2004-02-10 3Com Corporation Packet modulation for DSL
EP1332613A1 (en) * 2000-10-17 2003-08-06 Koninklijke Philips Electronics N.V. Multi-standard channel decoder
US7075967B2 (en) * 2001-01-19 2006-07-11 Raze Technologies, Inc. Wireless communication system using block filtering and fast equalization-demodulation and method of operation
US6856649B2 (en) * 2001-03-30 2005-02-15 Koninklijke Philips Electronics N.V. Initialization scheme for a hybrid frequency-time domain equalizer
US7010030B2 (en) * 2001-07-20 2006-03-07 Koninklijke Philips Electronics N.V. Software definable block adaptive decision feedback equalizer
US7212582B2 (en) * 2002-11-20 2007-05-01 Mindspeed Technologies, Inc. Combining precoding with spectral shaping

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1043875A2 (en) * 1999-04-08 2000-10-11 NEC USA, Inc. Receiver for discrete multitone modulated signals having window function

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10326810A1 (en) * 2003-06-13 2005-01-13 Siemens Ag Method for estimating data units transmitted in a radio block over a radio channel and receiving station
JP2005341592A (en) * 2004-05-28 2005-12-08 Mitsubishi Electric Research Laboratories Inc Method for suppressing interference in time-frequency hopped, ultra wide bandwidth system
US7506042B2 (en) 2004-08-06 2009-03-17 Sharp Laboratories Of America, Inc. Hierarchical ad hoc network organizational method involving with proxy networking
US8019032B2 (en) 2005-02-04 2011-09-13 Qualcomm Incorporated Method and system for channel equalization
US8594260B2 (en) 2005-02-04 2013-11-26 Qualcomm Incorporated Method and system for channel equalization
EP1691500A1 (en) 2005-02-09 2006-08-16 Motorola, Inc. Symbol mapping and pilot insertion in an OFDM-CDMA system
KR100811565B1 (en) 2005-02-09 2008-03-10 모토로라 인코포레이티드 Method and apparatus for transmission and reception of data
US7489755B2 (en) 2005-02-09 2009-02-10 Motorola, Inc. Method and apparatus for transmission and reception of data
US8351523B2 (en) 2008-06-30 2013-01-08 Nec Corporation Radio communication method and device in single-carrier transmission system

Also Published As

Publication number Publication date
EP1386458A1 (en) 2004-02-04
CN100355254C (en) 2007-12-12
ATE366019T1 (en) 2007-07-15
KR100876068B1 (en) 2008-12-26
DE60220905D1 (en) 2007-08-09
CN1463526A (en) 2003-12-24
KR20030014726A (en) 2003-02-19
JP2004530365A (en) 2004-09-30
EP1386458B1 (en) 2007-06-27
US7042937B2 (en) 2006-05-09
DE60220905T2 (en) 2008-02-28
US20030007554A1 (en) 2003-01-09

Similar Documents

Publication Publication Date Title
US7042937B2 (en) Hybrid frequency-time domain equalizer
US6912258B2 (en) Frequency-domain equalizer for terrestrial digital TV reception
KR100643321B1 (en) Methods and apparatus for controlling the operation of a equalizer
USRE42558E1 (en) Joint adaptive optimization of soft decision device and feedback equalizer
US7580455B2 (en) Decision feedback equalization with fractionally-spaced feedback data
US7688888B2 (en) CIR estimating decision feedback equalizer with phase tracker
KR100728257B1 (en) Apparatus and method of decision feedback equalization using channel properties change
WO2003090348A1 (en) Decision feedback equalizer
KR100539248B1 (en) Decision-feedback equalizer and Method of feedback filter coefficient updating
US8045610B2 (en) MMSE-DFE equalization with antenna diversity for mobile DTV
KR20060089429A (en) Decision-feedback channel equalizer for digital receiver and method thereof
US7292661B1 (en) Block-iterative equalizers for digital communication system
US20140047497A1 (en) Method and system for symbol-rate-independent adaptive equalizer initialization
KR100556389B1 (en) Method and apparatus for initialization of the modified decision feedback equalizer for 8-VSB based DTV system
WO2005114931A1 (en) Decision feedback equalizer using decisions from long and short traceback trellis decoders
EP1380144B1 (en) Method and system for minimum mean square error equalization (mmse) iteratively circulating short training sequences until mse falls below a target threshold
JP2004534450A (en) Timing recovery / equalization technique for N antenna systems
JP4425520B2 (en) Blind equalizer for high-definition television signals
Baek et al. Fast start-up decision feedback equalizer based on channel estimation for 8VSB DTV system
Wilson Robust baud rate blind equalization for ATSC DTV receivers
WO2003017607A2 (en) Iterative calculation of coefficients for a multicarrier equaliser

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

WWE Wipo information: entry into national phase

Ref document number: 1020027017567

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2002724556

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 028021126

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 1020027017567

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2002584565

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2002724556

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2002724556

Country of ref document: EP