WO2002067445A1 - Cartesian loop systems with digital processing - Google Patents
Cartesian loop systems with digital processing Download PDFInfo
- Publication number
- WO2002067445A1 WO2002067445A1 PCT/NZ2002/000023 NZ0200023W WO02067445A1 WO 2002067445 A1 WO2002067445 A1 WO 2002067445A1 NZ 0200023 W NZ0200023 W NZ 0200023W WO 02067445 A1 WO02067445 A1 WO 02067445A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- cartesian
- digital
- analog
- digital processing
- Prior art date
Links
- 238000012545 processing Methods 0.000 title claims abstract description 28
- 238000000034 method Methods 0.000 claims abstract description 24
- 230000010363 phase shift Effects 0.000 claims abstract description 20
- 230000005540 biological transmission Effects 0.000 claims abstract description 14
- 230000008569 process Effects 0.000 claims abstract description 8
- 230000003321 amplification Effects 0.000 claims description 8
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 8
- 238000005070 sampling Methods 0.000 claims description 7
- 229920005994 diacetyl cellulose Polymers 0.000 description 11
- 230000006641 stabilisation Effects 0.000 description 5
- 230000001934 delay Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000008030 elimination Effects 0.000 description 3
- 238000003379 elimination reaction Methods 0.000 description 3
- 238000012937 correction Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000000872 buffer Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000012549 training Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3036—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
- H03G3/3042—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3294—Acting on the real and imaginary components of the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/34—Negative-feedback-circuit arrangements with or without positive feedback
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B2001/0408—Circuits with power amplifiers
- H04B2001/0433—Circuits with power amplifiers with linearisation using feedback
Definitions
- This invention relates to Cartesian loop systems with digital processing of baseband signals and in particular but not only to systems that are used in linearisation of radio transmitter equipment.
- Linearity and bandwidth are traded off in these techniques, giving high linearity being possible over narrow bandwidth, with moderate linearity over a broader bandwidth.
- Most techniques also trade linearity for efficiency.
- Power amplifiers used in radio transmitters are more efficient when operated at higher power but then have lower linearity, particularly near their peak power ratings. These techniques are less satisfactory for mobile communications which require both high linearity and also high efficiency for longer battery life and lower weight.
- the Cartesian loop technique involves negative feedback applied to a baseband input signal having inphase and quadrature components.
- the feedback signal is a measure of distortion introduced in the forward path of the loop, primarily by the amplifier, and is subtracted from the input signal in real time. This modifies the input signal with an error signal that tends to cancel the distortion at the output of the amplifier and accounts for changes in distortion over time.
- a phase shift is applied to counter RF delays around the loop.
- Cartesian loop systems are generally implemented in analog form which creates several practical disadvantages and reduces their suitability for radio equipment.
- the analog phase shifter is physically bulky and may introduce additional noise and distortion. Different channels usually require different phase shifts and different optimum settings.
- the circuit requires several extra
- Cartesian systems can be cumbersome to program and configure, and to implement in hardware.
- Predistortion is a digital alternative to Cartesian loop that is sometimes used, although it too has disadvantages.
- Predistortion involves a digital distortion characteristic that is complimentary to that of the amplifier and to other non-linear devices in the circuit. The characteristic is determined by a training sequence and then by ongoing adaptation to counter changes in non- linearity over time.
- a lookup table contains predistortion parameters that may be applied to the input signal in various ways .
- the baseband signals in these systems are at least partly processed by digital means.
- the invention may be said to consist in a Cartesian loop system for radio transmission equipment comprising: digital processing circuitry that combines a baseband input signal with a Cartesian feedback signal to generate a forward signal, coupled to analog circuitry that converts the forward signal into a transmission output signal and generates the Cartesian feedback signal.
- digital processing circuitry applies a phase shift process to the Cartesian feedback signal before combination with the baseband input signal.
- the invention consists in a method of linearising a radio transmitter comprising: (a) receiving a baseband input signal for transmission, (b) digitally combining the input signal with a Cartesian feedback signal to generate a modified signal, (c) upconverting and amplifying the modified signal to generate a radio frequency output signal, and (d) generating the Cartesian feedback signal from the radio frequency output signal.
- the Cartesian feedback signal is digitally phase shifted before combination with the baseband input signal.
- Figure 1 A shows an analog Cartesian loop system
- Figure IB shows a radio transmitter including the analog Cartesian system
- Figure 2 shows a Cartesian loop system with digital processing of the baseband signal
- Figure 3 shows a Cartesian loop system with digital processing of the baseband and modulation stages, using an intermediate frequency
- Figure 4 shows a possible Weaver modulation path for Figures 2 and 3
- Figure 5 shows a Cartesian loop system with digital processing of the baseband and modulation stages, without an intermediate frequency
- Figures 6A, 6B show alternative digital processing stages for Figures 2, 3 and 5,
- Figure 7 shows a phase shift stage in the digital processing
- Figure 8 shows the system of Figure 2 including predistortion
- Figure 9 shows the system of Figure 3 including predistortion
- Figure 10 shows the system of Figure 5 including predistortion
- Figure 11 shows the system of Figure 2 including envelope elimination and restoration.
- Cartesian loop systems according to the invention can be implemented in various forms to meet a wide range of standards required by radio communication equipment. These embodiments are given by way of example only, and parts of different embodiments can be combined in different ways. Many features of the systems such as modulation, demodulation, RF amplification, digital to analog and analog to digital conversion come in many forms that will be well known to skilled readers and need not be described in detail.
- Figure 1 A shows a conventional Cartesian loop system with analog circuitry, as briefly described above.
- a baseband input signal with analog quadrature components I and Q is used to modulate a carrier or local oscillator signal LO which is then amplified and output as a radio frequency signal RO.
- a feedback signal FB from the output is demodulated to form quadrature components which are subtracted from the input signal in real time to reduce overall distortion in the output.
- quadrature modulator 101 and demodulator 102 can operate in conventional ways.
- An RF amplifier 103 preferably operates at peak power for high efficiency, but thereby with increased non-linearity.
- Coupler 104 creates the feedback signal from the output of the amplifier.
- Attenuator 105 sets a suitable amplitude in the feedback signal.
- Adders 106, 107 combine quadrature components of the feedback signal in antiphase with respective components of the input signal to reduce the non-linearity.
- Phase shifter 108 is required to shift the phase of the carrier between modulator 101 and demodulator 102 in order to accommodate delays around the loop.
- Loop filters 109 determine the bandwidth and gain of the loop and reduce noise. Buffers
- Figure IB shows how the analog Cartesian loop circuit of Figure 1 A is typically used in a radio transmitter.
- Quadrature components I and Q of a digital baseband signal DB are formed in the digital processor 121.
- Calibration and configuration functions required to operate the loop are carried out by a digital processor 122, such as determination of DC offsets and phase shift estimation.
- the digital processors are connected to the analog Cartesian loop circuit by digital to analog and analog to digital converters, DACs 123 and ADC 124.
- Figure 2 shows a Cartesian loop system using a combination of digital and analog circuitry that can be implemented in a radio transmitter more effectively than a fully analog system.
- a digital processing stage 250 combines the quadrature components I, Q of the baseband input signal with respective components of the feedback signal, and preferably carries out several other requirements of the loop such as phase shifting and compensation for DC offsets.
- a range of digital processor devices are suitable such as DSP, FPGA or ASIC devices, for example.
- the baseband signals are coupled between digital and analog parts of the system through DAC and ADC devices that are now part of the loop.
- the DAC devices are linearised in the forward path and may be less highly specified than those in Figure IB.
- the analog circuitry includes quadrature modulator 201 and demodulator 202, power amplifier 203, coupler 204 and an attenuator 205 which can be substantially similar to those of
- FIG. 1 A The baseband input components I, Q are upconverted by the modulator 201 to the frequency of the local oscillator signal LO and added for amplification and transmission. Conversely the feedback signal is donwnconverted and separated into quadrature components by the demodulator 202.
- the digital processor 250 includes combiners 206, 207 that carry out real time subtraction of the feedback signal from the input signal, a phase shifter 208 that is now implemented precisely in baseband, either in the forward path or feedback path of the loop, and a filter 209 for stabilisation at a desired loop gain. Both the phase shifter and filter are readily implemented and calibrated by digital programming. A digital phase shift adds no noise to the loop and has no insertion loss, unlike the conventional analog phase shift approach. Calibration may take place once on startup or periodically as required. Digital baseband components I, Q output by the processor 250 in the forward path of the loop are sampled by DACs 220 at frequency F s and passed in analog form to anti-alias filters 221. Quadrature components of the analog feedback signal from demodulator 202 are passed to anti-alias filters 230 and then to ADCs for sampling at F s and input in digital form to the processor.
- Figure 3 shows an alternative Cartesian loop system using a combination of digital and analog circuitry that can be implemented in a radio transmitter for linearisation.
- the system has many similarities with the system of Figure 2, except that the modulation and demodulation functions are now also carried out by the digital processor, at a relatively low intermediate frequency .
- This has an advantage that these functions are now carried out more accurately, in addition to the phase shift and stabilisation, but a disadvantage in that at least one final mixing stage is still required in the analog circuitry and an image that requires additional filtering is now generated.
- the Weaver method as indicated in Figure 4 may be used instead to generate the output signal at radio frequency without also generating an image.
- the digital processor 350 includes combiners 306, 307 that carry out real time subtraction of the feedback signal from the input signal, a phase shifter 308 that is again implemented precisely in baseband, either in the forward path or feedback path of the loop, and a filter 309 for stabilisation. Both the phase shifter and filter are readily implemented and calibrated by digital programming. Quadrature modulator 301 and demodulator 302 are also now included as digital processing functions.
- the analog circuitry includes a frequency upconverter 360 and downconverter 361 that operate with a local oscillator signal LO, image filter 370, power amplifier 303, coupler 304 and an attenuator 305.
- the digital signal output by the processor 350 in the forward path of the loop is sampled by DAC 320 at frequency F s that is more than twice the intermediate frequency of the modulator, and passed in analog form to anti-alias filter 321.
- the upconverter 360 then mixes the signal with a local oscillator signal LO followed by image filter 370 and amplifier 303 before transmission.
- the analog feedback signal from downconverter 361 is passed to anti-alias filter 330 and then to ADC 331 for sampling at F s and input in digital form to the processor.
- Figure 4 indicates a Weaver subsystem that might be used in modifications of the systems in Figures 2 or 3, particularly the forward path of Figure 2 and the reverse path of Figure 3.
- the digital quadrature modulator 401 generates a modulated signal at frequency F 1F which is passed to a Weaver modulator in which an analog quadrature modulator 411 produces a modulated signal at F C - IF - This allows use of the same local oscillator in either of the feedback paths in Figures 2 or 3.
- the digital and analog portions of the path are coupled by DACs 420. Further description of the Weaver method can be found in Communication Systems, S Haykin, 2 nd edition, J Wiley and Sons, 1983, pp 145,146, 171.
- Figure 5 shows a further alternative Cartesian loop system using a combination of digital and analog circuitry.
- the modulation and demodulation functions are carried out by the digital processor as in Figure 3, but now at a relatively high frequency . These functions are carried out accurately in addition to the phase shift and DC compensation .but without need of a further mixing stage because the modulation function takes place at the required frequency for transmission.
- the digital processor 550 includes combiners 506, 507 that carry out real time subtraction of the feedback signal from the input signal, a phase shifter 508 in either the forward path or feedback path of the loop, and a filter 509 for stabilisation. Both the phase shifter and filter are readily implemented and calibrated by digital programming. Quadrature modulator 501 and demodulator 502 are also included as digital processing functions.
- the analog circuitry includes power amplifier 503, coupler 504 and an attenuator 505.
- the digital signal output by the processor 550 is sampled by DAC 520 at rate F S (DAC) to produce a series of images at multiples of the rate, one of which is the required transmission frequency.
- Anti-alias filter 521 removes the unwanted images.
- the analog feedback signal is passed from the coupler 504 and attenuator 505 to anti-alias filter 530 and then to ADC 531 for sampling at F S (ADC) and input in digital form to the processor.
- F S (DAC) may be an integer multiple of the F S (ADC). Generally when F S (DAC) is greater than F S (ADC) an interpolator can be included in the feedback path before ADC 531to change the effective sampling rate and reduce alias products resulting from the different sampling rates.
- FIGS 6 A, 6B show alternative parts of the baseband processing that may take place in the digital processors 250, 350, 550.
- Quadrature components I, Q of the input baseband signal are combined with components Ip, Q F of the feedback baseband signal, to produce components I', Q' of the signal in the forward path.
- the feedback components are subtracted from the input components to create components ei, ⁇ Q of an error signal that cancels distortion at the output of the loop.
- Corrections are generally applied to counter both delays and DC offset by devices around the loop, either before or after combination of the input signal with the feedback signal.
- a phase shift is applied to the feedback signal and a DC correction is applied to the input signal, before combination of the feedback and input signals.
- phase shift block 608 acts on either the feedback components or the forward signal components, as will be described with more detail in relation to Figure 7.
- the magnitude of the phase shift is determined by an estimation block 611, generally based on known properties of the Cartesian circuit, set during manufacture or on power up, perhaps modified by periodic updates when in operation. DC offsets are determined in estimation block 612 and subtracted from the input components I, Q by combiners 613, 614. Loop filter blocks 615 are generally necessary for stabilisation while gain blocks 616 are generally optional.
- FIG. 7 indicates operation of the digital phase shifter 608 in Figures 6A, 6B.
- the phase shift can be considered as rotation of the vector formed by quadrature components of the particular signal. Delay in the loop effectively rotates the signal. If the vector of the feedback signal is not aligned with the vector of the input signal then signal components do not cancel and the loop becomes unstable. Correct alignment leaves the error signal and a small signal component.
- Phase shift of a signal L, Qi to I , Q 2 by angle ⁇ can be carried out by a matrix operation as follows :
- the phase shift operation can also include compensation for gain imbalance and DC offset effects. If g and d are parameters required to equalise I, Q amplitude and DC imbalances, then the matrix operation can be expanded as follows :
- FIGS 8, 9, 10 show how the systems of Figures 2, 3, 5 may be enhanced by combination of both Cartesian loop and predistortion techniques.
- Predistortion modifies the forward signal in the loop so that the combined characteristic of the predistorter and the power amplifier is linear.
- the characteristic of the amplifier changes with time and environment so an adaptive, process is commonly used to update parameters required by the predistorter.
- the error signal created by the Cartesian loop is also predistorted, so that the predistorter linearises the amplifier and the Cartesian loop further linearises the system overall. It is alternatively possible to predistort the Cartesian feedback signal or the input signal.
- FIG 11 shows how the system of Figure 2 may be enhanced by combination of Cartesian loop and Envelope Elimination and Restoration techniques.
- EER divides the forward path to create an envelope signal and a phase signal, being polar rather than Cartesian components of the baseband signal.
- the envelope signal modulates the power supply of the amplifier while the phase signal has a constant amplitude and is amplified efficiently in a linear fashion.
- An envelope feedback path is usually added.
- EER is relatively simple and popular but does not achieve high linearisation.
- Delay lines are also required to compensate differences between the envelope and phase signal paths.
- Cartesian feedback can assist or replace envelope feedback, and reduce phase distortion effects due to high envelope modulation indexes and mismatched delays.
- Digital envelope and phase generation blocks 290, 291 produce the envelope and phase signals in the forward path of processor 252.
- An analog phase modulator 292 implemented as a quadrature modulator or a phase lock loop, for example, upconverts the phase signal to radio frequency before amplification.
- An amplitude modulator 293 such as a switching mode amplifier varies the voltage applied to the amplifier 203 according to the envelope signal. Alternatively the gate or base of the amplifier may be dynamically biased.
- the envelope and phase generation blocks are now inside the Cartesian loop and their specifications can be relaxed along with other elements normally outside the loop in analog Cartesian systems.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Amplifiers (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/468,740 US20040166813A1 (en) | 2001-02-23 | 2002-02-25 | Cartesian loop systems with digital processing |
CA002439018A CA2439018A1 (en) | 2001-02-23 | 2002-02-25 | Cartesian loop systems with digital processing |
EP02701829A EP1362429A4 (en) | 2001-02-23 | 2002-02-25 | Cartesian loop systems with digital processing |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GBGB0104535.0A GB0104535D0 (en) | 2001-02-23 | 2001-02-23 | Digital cartesian loop |
GB0104535.0 | 2001-02-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002067445A1 true WO2002067445A1 (en) | 2002-08-29 |
Family
ID=9909378
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/NZ2002/000023 WO2002067445A1 (en) | 2001-02-23 | 2002-02-25 | Cartesian loop systems with digital processing |
Country Status (5)
Country | Link |
---|---|
US (1) | US20040166813A1 (en) |
EP (1) | EP1362429A4 (en) |
CA (1) | CA2439018A1 (en) |
GB (1) | GB0104535D0 (en) |
WO (1) | WO2002067445A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004080023A1 (en) * | 2003-03-07 | 2004-09-16 | Tait Electronics Limited | Phase & envelope generation in an eer system |
GB2408860A (en) * | 2003-12-04 | 2005-06-08 | Motorola Inc | A training method for reducing phase and gain loop imbalances in a Cartesian loop or adaptive predistortion radio transmitter amplifier |
WO2007090929A1 (en) * | 2006-02-07 | 2007-08-16 | Nokia Corporation | Digital-to-radio frequency conversion device, chip set, transmitter, user terminal and data processing method |
CN101159458A (en) * | 2007-11-15 | 2008-04-09 | 中兴通讯股份有限公司 | Digital predistortion system and method |
WO2009134590A1 (en) | 2008-04-29 | 2009-11-05 | Motorola, Inc. | Combined feedback and feed-forward linearisation of rf power amplifiers |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7079588B1 (en) * | 2001-12-21 | 2006-07-18 | Raytheon Company | Method and apparatus for processing signals in an array antenna system |
US7424064B2 (en) * | 2003-11-20 | 2008-09-09 | Nokia Corporation | Polar transmitter with digital to RF converter |
US7421037B2 (en) * | 2003-11-20 | 2008-09-02 | Nokia Corporation | Reconfigurable transmitter with direct digital to RF modulator |
US7355470B2 (en) | 2006-04-24 | 2008-04-08 | Parkervision, Inc. | Systems and methods of RF power transmission, modulation, and amplification, including embodiments for amplifier class transitioning |
US7327803B2 (en) | 2004-10-22 | 2008-02-05 | Parkervision, Inc. | Systems and methods for vector power amplification |
FR2884986A1 (en) * | 2005-04-22 | 2006-10-27 | St Microelectronics Sa | Cartesian loop gain control device for Zero-IF Cartesian loop wideband CDMA transmitter, has gain control stage placed before base-band input and Cartesian feedback signals combining stage to modify gain applied to base-band input signals |
US20070014382A1 (en) * | 2005-07-15 | 2007-01-18 | Nokia Corporation | Reconfigurable transmitter |
US7421252B2 (en) * | 2005-08-02 | 2008-09-02 | Freescale Semiconductor, Inc. | Center frequency control of an integrated phase rotator band-pass filter using VCO coarse trim bits |
US7911272B2 (en) | 2007-06-19 | 2011-03-22 | Parkervision, Inc. | Systems and methods of RF power transmission, modulation, and amplification, including blended control embodiments |
US8013675B2 (en) | 2007-06-19 | 2011-09-06 | Parkervision, Inc. | Combiner-less multiple input single output (MISO) amplification with blended control |
US7937106B2 (en) | 2006-04-24 | 2011-05-03 | ParkerVision, Inc, | Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same |
US8031804B2 (en) | 2006-04-24 | 2011-10-04 | Parkervision, Inc. | Systems and methods of RF tower transmission, modulation, and amplification, including embodiments for compensating for waveform distortion |
US7787565B2 (en) * | 2007-05-03 | 2010-08-31 | Motorola, Inc. | System and method for performing baseband phase shifting in a Cartesian feedback system |
WO2008144017A1 (en) | 2007-05-18 | 2008-11-27 | Parkervision, Inc. | Systems and methods of rf power transmission, modulation, and amplification |
WO2009005768A1 (en) | 2007-06-28 | 2009-01-08 | Parkervision, Inc. | Systems and methods of rf power transmission, modulation, and amplification |
JP4468422B2 (en) * | 2007-08-09 | 2010-05-26 | 株式会社東芝 | Wireless transmitter using Cartesian loop |
WO2009145887A1 (en) | 2008-05-27 | 2009-12-03 | Parkervision, Inc. | Systems and methods of rf power transmission, modulation, and amplification |
WO2009147891A1 (en) * | 2008-06-02 | 2009-12-10 | 株式会社 東芝 | Wireless transmission device using cartesian loop |
US8160514B2 (en) * | 2008-07-25 | 2012-04-17 | Qualcomm, Incorporated | Transmission noise cancellation |
GB2469076B (en) * | 2009-03-31 | 2013-05-22 | Motorola Solutions Inc | IQ phase imbalance correction method in cartesian linearization feedback path with dual phase shifters |
US8774314B2 (en) * | 2009-06-23 | 2014-07-08 | Qualcomm Incorporated | Transmitter architectures |
US20100327932A1 (en) * | 2009-06-26 | 2010-12-30 | Qualcomm Incorporated | Feedback system with improved stability |
US20110143697A1 (en) * | 2009-12-11 | 2011-06-16 | Qualcomm Incorporated | Separate i and q baseband predistortion in direct conversion transmitters |
US8880010B2 (en) * | 2009-12-30 | 2014-11-04 | Qualcomm Incorporated | Dual-loop transmit noise cancellation |
KR20140026458A (en) | 2011-04-08 | 2014-03-05 | 파커비전, 인크. | Systems and methods of rf power transmission, modulation, and amplification |
KR20140034895A (en) | 2011-06-02 | 2014-03-20 | 파커비전, 인크. | Antenna control |
WO2015042142A1 (en) | 2013-09-17 | 2015-03-26 | Parkervision, Inc. | Method, apparatus and system for rendering an information bearing function of time |
CN105445682B (en) * | 2014-07-25 | 2018-08-21 | 通用电气公司 | MR imaging apparatus, radio frequency amplification system and method |
US10454509B2 (en) | 2018-03-13 | 2019-10-22 | Qualcomm Incorporated | Communication circuit including a transmitter |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5381108A (en) * | 1992-11-16 | 1995-01-10 | Linear Modulation Technology Limited | Automatic calibration of the quadrature balance within a cartesian amplifier |
WO1996015596A1 (en) * | 1994-11-15 | 1996-05-23 | University Of Bristol | Full-duplex radio transmitter/receiver |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4194154A (en) * | 1976-03-01 | 1980-03-18 | Kahn Leonard R | Narrow bandwidth network compensation method and apparatus |
US4972440A (en) * | 1988-09-23 | 1990-11-20 | Hughes Aircraft Company | Transmitter circuit for efficiently transmitting communication traffic via phase modulated carrier signals |
EP0431201B1 (en) * | 1989-06-30 | 1995-12-13 | Nippon Telegraph And Telephone Corporation | Linear transmitter |
US5420536A (en) * | 1993-03-16 | 1995-05-30 | Victoria University Of Technology | Linearized power amplifier |
US5351016A (en) * | 1993-05-28 | 1994-09-27 | Ericsson Ge Mobile Communications Inc. | Adaptively self-correcting modulation system and method |
US5412353A (en) * | 1993-11-12 | 1995-05-02 | Pacific Communication Sciences, Inc. | Phase-locked loop frequency modulation circuit for input modulation signals having low-frequency content |
JPH0832462A (en) * | 1994-07-15 | 1996-02-02 | Uniden Corp | Dc offset circuit in cartesian loop |
JPH0832464A (en) * | 1994-07-15 | 1996-02-02 | Uniden Corp | Carrier leak correction method in transmitter |
WO1997049174A1 (en) * | 1996-06-19 | 1997-12-24 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Pre-distortion for a non-linear transmission path in the high frequency range |
US5705959A (en) * | 1996-10-08 | 1998-01-06 | The United States Of America As Represented By The Secretary Of The Air Force | High efficiency low distortion amplification |
US5847602A (en) * | 1997-03-03 | 1998-12-08 | Hewlett-Packard Company | Method and apparatus for linearizing an efficient class D/E power amplifier using delta modulation |
US6256482B1 (en) * | 1997-04-07 | 2001-07-03 | Frederick H. Raab | Power- conserving drive-modulation method for envelope-elimination-and-restoration (EER) transmitters |
GB2326297B (en) * | 1997-06-09 | 2002-03-20 | Linear Modulation Tech | Radio frequency signal processing and amplification in cartesian loop amplifiers |
US5886572A (en) * | 1997-07-25 | 1999-03-23 | Motorola, Inc. | Method and apparatus for reducing distortion in a power amplifier |
US6078628A (en) * | 1998-03-13 | 2000-06-20 | Conexant Systems, Inc. | Non-linear constant envelope modulator and transmit architecture |
US5966051A (en) * | 1998-04-21 | 1999-10-12 | Conexant Systems, Inc. | Low voltage medium power class C power amplifier with precise gain control |
US6054896A (en) * | 1998-12-17 | 2000-04-25 | Datum Telegraphic Inc. | Controller and associated methods for a linc linear power amplifier |
US6157271A (en) * | 1998-11-23 | 2000-12-05 | Motorola, Inc. | Rapid tuning, low distortion digital direct modulation phase locked loop and method therefor |
US6043707A (en) * | 1999-01-07 | 2000-03-28 | Motorola, Inc. | Method and apparatus for operating a radio-frequency power amplifier as a variable-class linear amplifier |
US6252456B1 (en) * | 1999-07-29 | 2001-06-26 | Motorola, Inc. | Power amplifier load controller and method for controlling a power amplifier load |
US6208211B1 (en) * | 1999-09-24 | 2001-03-27 | Motorola Inc. | Low jitter phase locked loop having a sigma delta modulator and a method thereof |
JP4183364B2 (en) * | 1999-12-28 | 2008-11-19 | 富士通株式会社 | Distortion compensation device |
US6384677B2 (en) * | 2000-01-28 | 2002-05-07 | Hitachi Kokusai Electric Inc. | Power amplifier having negative feedback circuit for transmitter |
US6538509B2 (en) * | 2001-03-09 | 2003-03-25 | Dragonwave Inc. | Linearizer for a power amplifier |
FR2824437B1 (en) * | 2001-05-04 | 2005-06-03 | Eads Defence & Security Ntwk | GENERATOR OF A RADIO FREQUENCY SIGNAL MODULE IN PHASE OR FREQUENCY AND IN AMPLITUDE, AND TRANSMITTER INCORPORATING IT |
US6583679B1 (en) * | 2001-06-28 | 2003-06-24 | The Board Of Trustees Of The Leland Stanford Junior University | High-efficiency high-power amplifier |
-
2001
- 2001-02-23 GB GBGB0104535.0A patent/GB0104535D0/en not_active Ceased
-
2002
- 2002-02-25 WO PCT/NZ2002/000023 patent/WO2002067445A1/en not_active Application Discontinuation
- 2002-02-25 CA CA002439018A patent/CA2439018A1/en not_active Abandoned
- 2002-02-25 EP EP02701829A patent/EP1362429A4/en not_active Withdrawn
- 2002-02-25 US US10/468,740 patent/US20040166813A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5381108A (en) * | 1992-11-16 | 1995-01-10 | Linear Modulation Technology Limited | Automatic calibration of the quadrature balance within a cartesian amplifier |
WO1996015596A1 (en) * | 1994-11-15 | 1996-05-23 | University Of Bristol | Full-duplex radio transmitter/receiver |
Non-Patent Citations (3)
Title |
---|
DE MINGO JESUS ET AL.: "Digital cartesian loop transmitter", IST MOBILE COMMUNICATIONS SUMMIT 2001, 9 September 2001 (2001-09-09) - 12 September 2001 (2001-09-12), BARCELONA, SPAIN, Retrieved from the Internet <URL:http://www.mobilesummit2001.org/mcs2001/papers/MOBCs4VVG4W.pdf> [retrieved on 20020403] * |
MUHONEN K. ET AL.: "Amplifier linearization for the local multipoint distribution system application", IEEE PERSONAL, MOBILE, INDOOR AND RADIO COMMUNICATION CONFERENCE, vol. 2, September 1998 (1998-09-01), BOSTON, MA, pages 687 - 692, XP010314506 * |
See also references of EP1362429A4 * |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004080023A1 (en) * | 2003-03-07 | 2004-09-16 | Tait Electronics Limited | Phase & envelope generation in an eer system |
GB2408860A (en) * | 2003-12-04 | 2005-06-08 | Motorola Inc | A training method for reducing phase and gain loop imbalances in a Cartesian loop or adaptive predistortion radio transmitter amplifier |
GB2408860B (en) * | 2003-12-04 | 2006-12-20 | Motorola Inc | Wireless communication unit, linearised transmitter circuit and method of linearising therein |
WO2007090929A1 (en) * | 2006-02-07 | 2007-08-16 | Nokia Corporation | Digital-to-radio frequency conversion device, chip set, transmitter, user terminal and data processing method |
US7345612B2 (en) | 2006-02-07 | 2008-03-18 | Nokia Corporation | Digital-to-radio frequency conversion device, chip set, transmitter, user terminal and data processing method |
EP1987593A1 (en) * | 2006-02-07 | 2008-11-05 | Nokia Corporation | Digital-to-radio frequency conversion device, chip set, transmitter, user terminal and data processing method |
EP1987593A4 (en) * | 2006-02-07 | 2009-03-25 | Nokia Corp | Digital-to-radio frequency conversion device, chip set, transmitter, user terminal and data processing method |
CN101159458A (en) * | 2007-11-15 | 2008-04-09 | 中兴通讯股份有限公司 | Digital predistortion system and method |
WO2009134590A1 (en) | 2008-04-29 | 2009-11-05 | Motorola, Inc. | Combined feedback and feed-forward linearisation of rf power amplifiers |
US8090051B2 (en) | 2008-04-29 | 2012-01-03 | Motorola Solutions, Inc. | Combined feedback and feed-forward linearization of radio frequency (RF) power amplifiers |
Also Published As
Publication number | Publication date |
---|---|
GB0104535D0 (en) | 2001-04-11 |
EP1362429A1 (en) | 2003-11-19 |
CA2439018A1 (en) | 2002-08-29 |
US20040166813A1 (en) | 2004-08-26 |
EP1362429A4 (en) | 2006-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20040166813A1 (en) | Cartesian loop systems with digital processing | |
US7471739B1 (en) | Advanced adaptive pre-distortion in a radio frequency transmitter | |
US9106304B2 (en) | Correction of quadrature errors | |
US7068101B2 (en) | Adaptive predistortion for a transmit system | |
JP3076592B2 (en) | Predistortion device for digital transmission system | |
US7561636B2 (en) | Digital predistortion apparatus and method in power amplifier | |
EP2443739A1 (en) | A high efficiency transmitter for wireless communication | |
JPH09512692A (en) | Apparatus and method for providing a baseband digital error signal in an adaptive precompensator | |
EP1851927A1 (en) | Iq-modulator pre-distortion | |
EP1097508B1 (en) | Method and apparatus for compensating for distortion in iq modulators | |
US8410850B2 (en) | Signal processing arrangement and signal processing method | |
EP1166519A1 (en) | Correction of nonlinearity of i/q modulator | |
WO2002017586A1 (en) | Multicarrier transmitter circuit arrangement with predistortion linearisation method | |
US20050242876A1 (en) | Parameter estimation method and apparatus | |
AU2002235062A1 (en) | Cartesian loop systems with digital processing | |
RU2380848C2 (en) | Iq-modulator pre-distortion | |
KR20050069500A (en) | Method for eliminating local oscillation leakage, and transmitter for the same | |
JP2006135612A (en) | Transmission apparatus and distortion compensating method | |
KR20070081199A (en) | Apparatus for compensating memory effect of power amplifier in a wireless communication system | |
KR100498344B1 (en) | Lenearization method for power amplifier | |
RU2172552C1 (en) | Device and method for linearizing power amplifier in mobile radio communication system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2439018 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002235062 Country of ref document: AU |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002701829 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2002701829 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10468740 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |