WO2002061630A3 - System, method and article of manufacture for distributing ip cores - Google Patents

System, method and article of manufacture for distributing ip cores Download PDF

Info

Publication number
WO2002061630A3
WO2002061630A3 PCT/GB2002/000375 GB0200375W WO02061630A3 WO 2002061630 A3 WO2002061630 A3 WO 2002061630A3 GB 0200375 W GB0200375 W GB 0200375W WO 02061630 A3 WO02061630 A3 WO 02061630A3
Authority
WO
WIPO (PCT)
Prior art keywords
article
manufacture
cores
distributing
parameters
Prior art date
Application number
PCT/GB2002/000375
Other languages
French (fr)
Other versions
WO2002061630A2 (en
Inventor
Matt Bowen
Original Assignee
Celoxica Ltd
Matt Bowen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Celoxica Ltd, Matt Bowen filed Critical Celoxica Ltd
Publication of WO2002061630A2 publication Critical patent/WO2002061630A2/en
Publication of WO2002061630A3 publication Critical patent/WO2002061630A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00—Details relating to the type of the circuit
    • G06F2115/08—Intellectual property [IP] blocks or IP cores

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)
  • Devices For Executing Special Programs (AREA)

Abstract

A system, method and article of manufacture are provided for distributing cores. In general, a core that includes a plurality of first variable is identified without reference to one or more parameters. A computer program is executed that includes a plurality of second variables with reference to the one or more parameters. The execution of the computer program includes execution of the core. The one or more parameters of the first variables are then inferred from the one or more parameters of the second variables.
PCT/GB2002/000375 2001-01-29 2002-01-29 System, method and article of manufacture for distributing ip cores WO2002061630A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/772,550 US20030046668A1 (en) 2001-01-29 2001-01-29 System, method and article of manufacture for distributing IP cores
US09/772,550 2001-01-29

Publications (2)

Publication Number Publication Date
WO2002061630A2 WO2002061630A2 (en) 2002-08-08
WO2002061630A3 true WO2002061630A3 (en) 2003-10-30

Family

ID=25095450

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2002/000375 WO2002061630A2 (en) 2001-01-29 2002-01-29 System, method and article of manufacture for distributing ip cores

Country Status (2)

Country Link
US (1) US20030046668A1 (en)
WO (1) WO2002061630A2 (en)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7139743B2 (en) 2000-04-07 2006-11-21 Washington University Associative database scanning and information retrieval using FPGA devices
US9256356B2 (en) * 2001-03-29 2016-02-09 International Business Machines Corporation Method and system for providing feedback for docking a content pane in a host window
US7206730B2 (en) * 2001-04-11 2007-04-17 Oleandr Pochayevets HDL preprocessor
US7711844B2 (en) * 2002-08-15 2010-05-04 Washington University Of St. Louis TCP-splitter: reliable packet monitoring methods and apparatus for high speed networks
US10572824B2 (en) 2003-05-23 2020-02-25 Ip Reservoir, Llc System and method for low latency multi-functional pipeline with correlation logic and selectively activated/deactivated pipelined data processing engines
EP2528000B1 (en) 2003-05-23 2017-07-26 IP Reservoir, LLC Intelligent data storage and processing using FPGA devices
US20050154573A1 (en) * 2004-01-08 2005-07-14 Maly John W. Systems and methods for initializing a lockstep mode test case simulation of a multi-core processor design
US20060070042A1 (en) * 2004-09-24 2006-03-30 Muratori Richard D Automatic clocking in shared-memory co-simulation
US7526745B2 (en) * 2004-12-08 2009-04-28 Telefonaktiebolaget L M Ericsson (Publ) Method for specification and integration of reusable IP constraints
JP2008532177A (en) * 2005-03-03 2008-08-14 ワシントン ユニヴァーシティー Method and apparatus for performing biological sequence similarity searches
US7721267B2 (en) * 2005-05-16 2010-05-18 Texas Instruments Incorporated Efficient protocol for encoding software pipelined loop when PC trace is enabled
US7483825B2 (en) * 2005-09-12 2009-01-27 International Business Machines Corporation Method for the creation of a hybrid cycle simulation model
US7849362B2 (en) * 2005-12-09 2010-12-07 International Business Machines Corporation Method and system of coherent design verification of inter-cluster interactions
US7783467B2 (en) * 2005-12-10 2010-08-24 Electronics And Telecommunications Research Institute Method for digital system modeling by using higher software simulator
US7840482B2 (en) * 2006-06-19 2010-11-23 Exegy Incorporated Method and system for high speed options pricing
US7921046B2 (en) 2006-06-19 2011-04-05 Exegy Incorporated High speed processing of financial information using FPGA devices
US8296737B2 (en) * 2006-11-03 2012-10-23 International Business Machines Corporation Computer program for tracing impact of errors in software applications
US8326819B2 (en) 2006-11-13 2012-12-04 Exegy Incorporated Method and system for high performance data metatagging and data indexing using coprocessors
WO2008110411A1 (en) * 2007-03-14 2008-09-18 International Business Machines Corporation Automatic formatting of computer program source code
US8229723B2 (en) * 2007-12-07 2012-07-24 Sonics, Inc. Performance software instrumentation and analysis for electronic design automation
US10229453B2 (en) 2008-01-11 2019-03-12 Ip Reservoir, Llc Method and system for low latency basket calculation
US8073820B2 (en) * 2008-04-07 2011-12-06 Sonics, Inc. Method and system for a database to monitor and analyze performance of an electronic design
US20120095893A1 (en) 2008-12-15 2012-04-19 Exegy Incorporated Method and apparatus for high-speed processing of financial market depth data
US8307351B2 (en) * 2009-03-18 2012-11-06 Oracle International Corporation System and method for performing code provenance review in a software due diligence system
US8612952B2 (en) * 2010-04-07 2013-12-17 International Business Machines Corporation Performance optimization based on data accesses during critical sections
JP6045505B2 (en) 2010-12-09 2016-12-14 アイピー レザボア, エルエルシー.IP Reservoir, LLC. Method and apparatus for managing orders in a financial market
US8589893B1 (en) * 2011-03-22 2013-11-19 Amazon Technologies, Inc. Usage-based program slicing
US9104795B2 (en) * 2011-06-28 2015-08-11 International Business Machines Corporation Integrating compiler warnings into a debug session
US20130007517A1 (en) * 2011-06-30 2013-01-03 International Business Machines Corporation Checkpoint Recovery Utility for Programs and Compilers
US8356282B1 (en) * 2011-09-13 2013-01-15 Advanced Testing Technologies, Inc. Integrated development environment for the development of electronic signal testing strategies
US11436672B2 (en) 2012-03-27 2022-09-06 Exegy Incorporated Intelligent switch for processing financial market data
US10650452B2 (en) 2012-03-27 2020-05-12 Ip Reservoir, Llc Offload processing of data packets
US10121196B2 (en) 2012-03-27 2018-11-06 Ip Reservoir, Llc Offload processing of data packets containing financial market data
US9990393B2 (en) 2012-03-27 2018-06-05 Ip Reservoir, Llc Intelligent feed switch
US9081900B2 (en) * 2012-10-15 2015-07-14 Toyota Motor Engineering & Manufacturing North America, Inc. Systems and methods for mining temporal requirements from block diagram models of control systems
US20140156703A1 (en) * 2012-11-30 2014-06-05 Altera Corporation Method and apparatus for translating graphical symbols into query keywords
US9520180B1 (en) 2014-03-11 2016-12-13 Hypres, Inc. System and method for cryogenic hybrid technology computing and memory
US9760663B2 (en) * 2014-10-30 2017-09-12 Synopsys, Inc. Automatic generation of properties to assist hardware emulation
US10001978B2 (en) 2015-11-11 2018-06-19 Oracle International Corporation Type inference optimization
US10275558B2 (en) * 2016-11-07 2019-04-30 Intel Corporation Technologies for providing FPGA infrastructure-as-a-service computing capabilities
WO2018119035A1 (en) 2016-12-22 2018-06-28 Ip Reservoir, Llc Pipelines for hardware-accelerated machine learning

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6141652A (en) * 1995-10-10 2000-10-31 British Telecommunications Public Limited Company Operating apparatus
US6138170A (en) * 1997-04-07 2000-10-24 Novell, Inc. Method and system for integrating external functions into an application environment
US6363486B1 (en) * 1998-06-05 2002-03-26 Intel Corporation Method of controlling usage of software components

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
BOWEN, MATTHEW: "Handel-C Language Reference Manual Version 2.1, pg. 15-22", 2000, EMBEDDED SOLUTIONS LIMITED, XP002247565 *
GREAVES D J: "A Verilog to C compiler", PROCEEDINGS 11TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING. RSP 2000. SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE (CAT. NO.PR00668), PROCEEDINGS ELEVENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING. RSP 2000. SHORTENING T, 2000, Los Alamitos, CA, USA, IEEE Comput. Soc, USA, pages 122 - 127, XP002247564, ISBN: 0-7695-0668-2 *
GUEGUEN J ET AL: "Applying the OpenMOR-E Assessment Program for IP Cores", QUALITY ELECTRONIC DESIGN, 2000. ISGED 2000. PROCEEDINGS. IEEE 2000 FIRST INTERNATIONAL SYMPOSIUM ON 20-22 MARCH 2000, 20 March 2000 (2000-03-20), pages 379 - 381, XP010378020 *
MENTOR GRAPHICS: "Mentor Graphics Targets Inventra IP for Actel FPGA Devices", INTERNET, 20 March 2000 (2000-03-20), pages 1 - 4, XP002247563, Retrieved from the Internet <URL:http://www.actel.com/company/press/2000pr/mentor.html> [retrieved on 20030714] *
MITRA S: "XCC - a tool for designing parameterizable IP cores in VHDL", SIGNALS, SYSTEMS, AND COMPUTERS, 1999. CONFERENCE RECORD OF THE THIRTY-THIRD ASILOMAR CONFERENCE ON OCT. 24-27, 1999, PISCATAWAY, NJ, USA,IEEE, US, 24 October 1999 (1999-10-24), pages 752 - 756, XP010374079, ISBN: 0-7803-5700-0 *

Also Published As

Publication number Publication date
WO2002061630A2 (en) 2002-08-08
US20030046668A1 (en) 2003-03-06

Similar Documents

Publication Publication Date Title
WO2002061630A3 (en) System, method and article of manufacture for distributing ip cores
WO2002061632A3 (en) System, method and article of manufacture for extensions in a programming language capable of programming hardware architectures
WO2004058403A3 (en) Method, system and device for automatically configuring a communications network
AU2002329722A1 (en) Method, system, and program for managing multiple resources in a system
AU2002248780A1 (en) System, method, and computer program product for allocating assets among a plurality of investments to guarantee a predetermined value at the end of a predetermined period
AU2001274967A1 (en) A method and system for managing the resources of an application program
WO2002061580A3 (en) System, method and article of manufacture for successive compilations using incomplete parameters
WO2002061636A3 (en) System, method and article of manufacture for parameterized expression libraries
JP2004508069A5 (en)
WO2003014887A3 (en) Method for supporting dynamic password
WO2000033238A8 (en) Assignment manager
AU2001296991A1 (en) Apparatus, methods and articles of manufacture for constructing and executing computerized transaction processes and programs
AU2001296992A1 (en) Apparatus, methods and articles of manufacture for constructing and executing computerized transaction processes and programs
AU2001294112A1 (en) System for allocating resources in a process system and method of operating the same
ATE470436T1 (en) MULTIPLE SLEEVE MICROCAPSULES AND METHOD FOR THE PRODUCTION THEREOF
WO2002015002A3 (en) System and method for building applications that adapt for multiple device and protocol standards
WO2003056473A3 (en) System, method, and article of manufacture for profiling an application targeted for reconfigurable logic using calls to profiling functions
AU2003255044A1 (en) Network system, spanning tree structuring method, spanning tree structure node, and spanning tree structure program
WO2005050444A3 (en) An apparatus and method for automatically parallelizing network applications through pipelining transformation
WO2002088888A3 (en) A method, software program, and system for ranking relative risk of a plurality of transactions
WO2004054160A3 (en) Logic arrangement, system and method for automatic generation and simulation of a fieldbus network layout
WO2006127275A3 (en) Push-pull cable and method of manufacturing thereof
WO2007066271A3 (en) Resource control
WO2002088014A3 (en) Method for solving a multi-goal problem
AU2001292244A1 (en) Resist pattern, process for producing the same, and utilization thereof

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP