WO2002052290A1 - Asynchronous reset circuit testing - Google Patents
Asynchronous reset circuit testing Download PDFInfo
- Publication number
- WO2002052290A1 WO2002052290A1 PCT/GB2001/002883 GB0102883W WO02052290A1 WO 2002052290 A1 WO2002052290 A1 WO 2002052290A1 GB 0102883 W GB0102883 W GB 0102883W WO 02052290 A1 WO02052290 A1 WO 02052290A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- circuit portion
- reset
- scan
- reset signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318555—Control logic
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE60109321T DE60109321T2 (en) | 2000-12-22 | 2001-06-29 | INSPECTION OF ASYNCHRONOUS RESET CONTROL |
JP2002553137A JP2004529318A (en) | 2000-12-22 | 2001-06-29 | Asynchronous reset circuit test |
IL15134401A IL151344A (en) | 2000-12-22 | 2001-06-29 | Asynchronous reset circuit testing |
KR1020037007894A KR100790428B1 (en) | 2000-12-22 | 2001-06-29 | Asynchronous reset circuit testing |
EP01940854A EP1344071B1 (en) | 2000-12-22 | 2001-06-29 | Asynchronous reset circuit testing |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0031554A GB2370364B (en) | 2000-12-22 | 2000-12-22 | Testing integrated circuits |
GB0031554.9 | 2000-12-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002052290A1 true WO2002052290A1 (en) | 2002-07-04 |
Family
ID=9905822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2001/002883 WO2002052290A1 (en) | 2000-12-22 | 2001-06-29 | Asynchronous reset circuit testing |
Country Status (12)
Country | Link |
---|---|
US (1) | US6779143B2 (en) |
EP (1) | EP1344071B1 (en) |
JP (1) | JP2004529318A (en) |
KR (1) | KR100790428B1 (en) |
CN (1) | CN1238729C (en) |
DE (1) | DE60109321T2 (en) |
GB (1) | GB2370364B (en) |
IL (1) | IL151344A (en) |
MY (1) | MY127546A (en) |
RU (1) | RU2260813C2 (en) |
TW (1) | TW559967B (en) |
WO (1) | WO2002052290A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100348992C (en) * | 2003-11-19 | 2007-11-14 | 华为技术有限公司 | Testing method of peripheral interconnecting wire |
CN100370269C (en) * | 2003-11-19 | 2008-02-20 | 华为技术有限公司 | Boundary scanning testing controller and boundary scanning testing method |
CN1516015B (en) * | 2003-01-09 | 2010-04-07 | 华为技术有限公司 | Multichain boundary scanning test system and multichain boundary scanning test method |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5260950A (en) * | 1991-09-17 | 1993-11-09 | Ncr Corporation | Boundary-scan input circuit for a reset pin |
US20040153926A1 (en) * | 2002-10-30 | 2004-08-05 | Abdel-Hafez Khader S. | Method and apparatus for testing asynchronous set/reset faults in a scan-based integrated circuit |
US7155647B2 (en) * | 2003-05-06 | 2006-12-26 | Sun Microsystems, Inc. | Scan of chip state from a hierarchical design |
US20050240846A1 (en) * | 2004-04-23 | 2005-10-27 | Texas Instruments Incorporated | Accurate Generation of Scan Enable Signal when Testing Integrated Circuits Using Sequential Scanning Techniques |
GB0413140D0 (en) * | 2004-06-12 | 2004-07-14 | Texas Instruments Ltd | Serial burn-in monitor |
EP1810044B1 (en) * | 2004-07-28 | 2009-04-29 | Nxp B.V. | Circuit interconnect testing arrangement and approach therefor |
US7870452B2 (en) * | 2005-09-08 | 2011-01-11 | Nxp B.V. | Scan testing methods |
US7350122B2 (en) * | 2005-11-03 | 2008-03-25 | International Business Machines Corporation | Method, apparatus and computer program product for implementing scan-chain-specific control signals as part of a scan chain |
CN102495356B (en) * | 2011-11-30 | 2014-11-05 | 福州大学 | Processing method of reset port of scan chain asynchronous reset register |
CN103135051B (en) * | 2011-12-02 | 2017-02-08 | 宁波中嘉科贸有限公司 | Test fixture for power source restarting |
US8990648B2 (en) | 2012-03-28 | 2015-03-24 | International Business Machines Corporation | Optimized synchronous scan flip flop circuit |
CN103884981B (en) * | 2014-04-16 | 2016-11-02 | 威盛电子股份有限公司 | Isolation circuit |
JP2016180636A (en) * | 2015-03-24 | 2016-10-13 | 日本電気株式会社 | Asynchronous reset circuit test device, asynchronous reset circuit test method, and program |
CN106324483B (en) * | 2016-08-30 | 2019-07-30 | 歌尔科技有限公司 | A kind of reset circuit detection system and detection method |
US10502784B2 (en) * | 2017-09-22 | 2019-12-10 | Stmicroelectronics International N.V. | Voltage level monitoring of an integrated circuit for production test and debug |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5260950A (en) * | 1991-09-17 | 1993-11-09 | Ncr Corporation | Boundary-scan input circuit for a reset pin |
US5416784A (en) * | 1991-10-28 | 1995-05-16 | Sequoia Semiconductor | Built-in self-test flip-flop with asynchronous input |
US5574731A (en) * | 1995-02-22 | 1996-11-12 | National Semiconductor Corporation | Set/reset scan flip-flops |
EP0846956A2 (en) * | 1996-12-04 | 1998-06-10 | Koninklijke Philips Electronics N.V. | Scan path circuit with holding means |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB846956A (en) * | 1957-10-10 | 1960-09-07 | David Katz | Improvements in or relating to variable electrical resistors |
US4649539A (en) * | 1985-11-04 | 1987-03-10 | Honeywell Information Systems Inc. | Apparatus providing improved diagnosability |
US5166604A (en) * | 1990-11-13 | 1992-11-24 | Altera Corporation | Methods and apparatus for facilitating scan testing of asynchronous logic circuitry |
US5497378A (en) * | 1993-11-02 | 1996-03-05 | International Business Machines Corporation | System and method for testing a circuit network having elements testable by different boundary scan standards |
JP3333036B2 (en) * | 1994-03-17 | 2002-10-07 | 富士通株式会社 | Test apparatus, system including test apparatus, and test method |
FR2762683B1 (en) * | 1997-04-29 | 1999-07-16 | Sgs Thomson Microelectronics | TESTABLE CIRCUIT WITH LOW NUMBER OF PINS |
JP3601418B2 (en) * | 1999-07-23 | 2004-12-15 | セイコーエプソン株式会社 | Semiconductor integrated circuit, liquid crystal device, electronic apparatus, and method of inspecting semiconductor integrated circuit |
-
2000
- 2000-12-22 GB GB0031554A patent/GB2370364B/en not_active Revoked
-
2001
- 2001-06-29 IL IL15134401A patent/IL151344A/en not_active IP Right Cessation
- 2001-06-29 DE DE60109321T patent/DE60109321T2/en not_active Expired - Lifetime
- 2001-06-29 EP EP01940854A patent/EP1344071B1/en not_active Expired - Lifetime
- 2001-06-29 CN CNB018113303A patent/CN1238729C/en not_active Expired - Fee Related
- 2001-06-29 JP JP2002553137A patent/JP2004529318A/en active Pending
- 2001-06-29 RU RU2002122096/28A patent/RU2260813C2/en not_active IP Right Cessation
- 2001-06-29 WO PCT/GB2001/002883 patent/WO2002052290A1/en active IP Right Grant
- 2001-06-29 KR KR1020037007894A patent/KR100790428B1/en not_active IP Right Cessation
- 2001-07-05 US US09/898,462 patent/US6779143B2/en not_active Expired - Fee Related
- 2001-07-13 MY MYPI20013332A patent/MY127546A/en unknown
- 2001-08-08 TW TW090119422A patent/TW559967B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5260950A (en) * | 1991-09-17 | 1993-11-09 | Ncr Corporation | Boundary-scan input circuit for a reset pin |
US5416784A (en) * | 1991-10-28 | 1995-05-16 | Sequoia Semiconductor | Built-in self-test flip-flop with asynchronous input |
US5574731A (en) * | 1995-02-22 | 1996-11-12 | National Semiconductor Corporation | Set/reset scan flip-flops |
EP0846956A2 (en) * | 1996-12-04 | 1998-06-10 | Koninklijke Philips Electronics N.V. | Scan path circuit with holding means |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1516015B (en) * | 2003-01-09 | 2010-04-07 | 华为技术有限公司 | Multichain boundary scanning test system and multichain boundary scanning test method |
CN100348992C (en) * | 2003-11-19 | 2007-11-14 | 华为技术有限公司 | Testing method of peripheral interconnecting wire |
CN100370269C (en) * | 2003-11-19 | 2008-02-20 | 华为技术有限公司 | Boundary scanning testing controller and boundary scanning testing method |
Also Published As
Publication number | Publication date |
---|---|
KR100790428B1 (en) | 2008-01-02 |
JP2004529318A (en) | 2004-09-24 |
DE60109321T2 (en) | 2006-04-06 |
EP1344071A1 (en) | 2003-09-17 |
RU2002122096A (en) | 2004-03-20 |
EP1344071B1 (en) | 2005-03-09 |
GB2370364B (en) | 2004-06-30 |
DE60109321D1 (en) | 2005-04-14 |
US20020083389A1 (en) | 2002-06-27 |
GB0031554D0 (en) | 2001-02-07 |
CN1443310A (en) | 2003-09-17 |
CN1238729C (en) | 2006-01-25 |
MY127546A (en) | 2006-12-29 |
KR20040004461A (en) | 2004-01-13 |
GB2370364A (en) | 2002-06-26 |
RU2260813C2 (en) | 2005-09-20 |
US6779143B2 (en) | 2004-08-17 |
TW559967B (en) | 2003-11-01 |
IL151344A0 (en) | 2003-04-10 |
IL151344A (en) | 2005-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6779143B2 (en) | Asynchronous testing of reset operation in an integrated circuit | |
JP2746804B2 (en) | Integrated circuit test method and integrated circuit test apparatus | |
US5717701A (en) | Apparatus and method for testing interconnections between semiconductor devices | |
US4669061A (en) | Scannable flip-flop | |
US6861866B2 (en) | System on chip (SOC) and method of testing and/or debugging the system on chip | |
CN1329833C (en) | Method and apparatus for fault tolerant and flexible test signature generator | |
US8671320B2 (en) | Integrated circuit comprising scan test circuitry with controllable number of capture pulses | |
US6861867B2 (en) | Method and apparatus for built-in self-test of logic circuits with multiple clock domains | |
CN107202953B (en) | Scan chain circuit supporting logic self-test mode introduction during runtime | |
CN106526463B (en) | Integrated circuit with scanning test and its test method | |
US6629276B1 (en) | Method and apparatus for a scannable hybrid flip flop | |
US20140101501A1 (en) | Scan test circuitry configured to prevent violation of multiplexer select signal constraints during scan testing | |
US7058868B2 (en) | Scan testing mode control of gated clock signals for memory devices | |
US8700962B2 (en) | Scan test circuitry configured to prevent capture of potentially non-deterministic values | |
KR100393472B1 (en) | Automatic reset bypass control for scan test | |
US6806731B2 (en) | Semiconductor integrated circuit device and fault-detecting method of a semiconductor integrated circuit device | |
US20140365838A1 (en) | Integrated circuit comprising test circuitry for testing fan-out paths of a test control primary input | |
EP0454052B1 (en) | Data processing device with test circuit | |
US6898133B2 (en) | Package map data outputting circuit of semiconductor memory device and method for outputting package map data | |
US7089471B2 (en) | Scan testing mode control of gated clock signals for flip-flops | |
US5130989A (en) | Serial and parallel scan technique for improved testing of systolic arrays | |
US5793777A (en) | System and method for testing internal nodes of an integrated circuit at any predetermined machine cycle | |
US11422187B1 (en) | Data retention during structural testing of system-on-chtps | |
US11320485B1 (en) | Scan wrapper architecture for system-on-chip | |
KR100604785B1 (en) | Integrated circuit device having boundary scan cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN IL IN JP KR RU |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001940854 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: IN/PCT/2002/01039/MU Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 151344 Country of ref document: IL |
|
ENP | Entry into the national phase |
Ref document number: 2002 553137 Country of ref document: JP Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 018113303 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020037007894 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2001940854 Country of ref document: EP |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWP | Wipo information: published in national office |
Ref document number: 1020037007894 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 2001940854 Country of ref document: EP |