WO2002045270A3 - Method and system for adjusting a threshold control in an analog-to-digital converter - Google Patents

Method and system for adjusting a threshold control in an analog-to-digital converter Download PDF

Info

Publication number
WO2002045270A3
WO2002045270A3 PCT/US2001/044695 US0144695W WO0245270A3 WO 2002045270 A3 WO2002045270 A3 WO 2002045270A3 US 0144695 W US0144695 W US 0144695W WO 0245270 A3 WO0245270 A3 WO 0245270A3
Authority
WO
WIPO (PCT)
Prior art keywords
analog
digital converter
adjusting
threshold control
input signal
Prior art date
Application number
PCT/US2001/044695
Other languages
French (fr)
Other versions
WO2002045270A2 (en
Inventor
Gary A Frazier
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Priority to AU2002217940A priority Critical patent/AU2002217940A1/en
Priority to EP01999045A priority patent/EP1382121B1/en
Priority to JP2002546296A priority patent/JP2004527929A/en
Publication of WO2002045270A2 publication Critical patent/WO2002045270A2/en
Publication of WO2002045270A3 publication Critical patent/WO2002045270A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
    • H03M1/129—Means for adapting the input signal to the range the converter can handle, e.g. limiting, pre-scaling ; Out-of-range indication
    • H03M1/1295—Clamping, i.e. adjusting the DC level of the input signal to a predetermined value
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0602—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic
    • H03M1/0604—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic at one point, i.e. by adjusting a single reference value, e.g. bias or gain error
    • H03M1/0607—Offset or drift compensation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

In one aspect of the invention, a method for sampling an input signal includes offsetting the input signal with a reference signal. The reference signal represents an offset voltage in the analog-to-digital converter. The method also includes generating a digital output signal based on the offset input signal. The method further includes adjusting the reference signal based on the digital output signal. In addition, the method includes communicating the adjusted reference signal for further offsetting of the input signal.
PCT/US2001/044695 2000-11-29 2001-11-28 Method and system for adjusting a threshold control in an analog-to-digital converter WO2002045270A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
AU2002217940A AU2002217940A1 (en) 2000-11-29 2001-11-28 Method and system for adjusting a threshold control in an analog-to-digital converter
EP01999045A EP1382121B1 (en) 2000-11-29 2001-11-28 Method and system for adjusting a threshold control in an analog-to-digital converter
JP2002546296A JP2004527929A (en) 2000-11-29 2001-11-28 Method and system for adjusting threshold control in an analog-to-digital converter

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/727,312 2000-11-29
US09/727,312 US6441767B1 (en) 2000-11-29 2000-11-29 Method and system for adjusting a threshold control in an analog-to-digital converter

Publications (2)

Publication Number Publication Date
WO2002045270A2 WO2002045270A2 (en) 2002-06-06
WO2002045270A3 true WO2002045270A3 (en) 2003-11-20

Family

ID=24922166

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/044695 WO2002045270A2 (en) 2000-11-29 2001-11-28 Method and system for adjusting a threshold control in an analog-to-digital converter

Country Status (5)

Country Link
US (1) US6441767B1 (en)
EP (1) EP1382121B1 (en)
JP (1) JP2004527929A (en)
AU (1) AU2002217940A1 (en)
WO (1) WO2002045270A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7340489B2 (en) * 2002-04-10 2008-03-04 Emc Corporation Virtual storage devices
US6784820B1 (en) * 2003-04-09 2004-08-31 Raytheon Company High resolution, high dynamic range analog-to-digital converter system and related techniques
US7864088B2 (en) * 2006-01-27 2011-01-04 Montage Technology Group Ltd. Integrated DSP for a DC offset cancellation loop
KR101575245B1 (en) * 2009-02-17 2015-12-09 삼성전자주식회사 Method for converting of analog to digital and analog digital converter thereof
US8077060B2 (en) 2009-04-24 2011-12-13 Broadcom Corporation Distributed threshold adjustment for high speed receivers
DE102009033983A1 (en) * 2009-07-16 2011-01-20 Siemens Aktiengesellschaft Method and device for digitizing an analogue electrical signal and method for digitizing
US8044836B2 (en) 2009-10-30 2011-10-25 Stmicroelectronics Design & Application Gmbh Continuous time sigma-delta A/D converter and electrical system comprising the A/D converter
US9442141B2 (en) * 2014-01-08 2016-09-13 Qualcomm Technologies International, Ltd. Analogue-to-digital converter
US9391563B2 (en) 2013-12-30 2016-07-12 Qualcomm Technologies International, Ltd. Current controlled transconducting inverting amplifiers
US9240754B2 (en) 2013-12-30 2016-01-19 Qualcomm Technologies International, Ltd. Frequency fine tuning

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4972189A (en) * 1989-10-23 1990-11-20 Grumman Aerospace Corporation Correction for DC offset in A/D converters
US5523756A (en) * 1994-01-18 1996-06-04 The Grass Valley Group, Inc. Analog-to-digital converter with offset reduction loop
US5898395A (en) * 1997-04-08 1999-04-27 Aphex Systems, Ltd. Drift canceling method and apparatus for analog to digital converters
WO2000074241A1 (en) * 1999-06-01 2000-12-07 Motorola Inc. Dc offset correction and hold capability

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0779243B2 (en) * 1987-04-10 1995-08-23 日本電気株式会社 Oversample type A / D converter
JP3012887B2 (en) 1989-03-13 2000-02-28 日本テキサス・インスツルメンツ株式会社 Signal converter
DE3927760A1 (en) * 1989-08-23 1991-03-14 Blaupunkt Werke Gmbh ANALOG / DIGITAL CONVERTER
GB2252829B (en) 1991-02-15 1994-10-19 Crystal Semiconductor Corp Method and apparatus for decreasing the interference and noise sensitivity of a ratiometric converter type of circuit
GB9111821D0 (en) * 1991-06-01 1991-07-24 Marconi Gec Ltd Analogue-to-digital converters
JPH04371025A (en) 1991-06-19 1992-12-24 Nec Corp A/d converting circuit
US5528239A (en) 1992-04-17 1996-06-18 Crystal Semiconductor Corporation Low noise transmission of output data from a delta-sigma modulator
JP3104108B2 (en) 1992-09-07 2000-10-30 ソニー株式会社 Analog / digital converter
US5666080A (en) 1993-06-17 1997-09-09 Yozan, Inc. Computational circuit
US5550872A (en) 1994-10-24 1996-08-27 Motorola, Inc. Method and apparatus for Fast Fourier Transform based maximal ratio combining
JP3340280B2 (en) 1995-05-25 2002-11-05 三菱電機株式会社 Pipeline type A / D converter
US6014570A (en) 1995-12-18 2000-01-11 The Board Of Trustees Of The Leland Stanford Junior University Efficient radio signal diversity combining using a small set of discrete amplitude and phase weights
JP3371681B2 (en) 1996-04-23 2003-01-27 ソニー株式会社 Signal processing device
JP3497672B2 (en) 1996-09-18 2004-02-16 株式会社東芝 Adaptive antenna and multi-carrier wireless communication system
US6094173A (en) 1997-04-18 2000-07-25 Motorola, Inc. Method and apparatus for detecting an RFID tag signal
US5852374A (en) 1997-05-16 1998-12-22 Texas Instruments Incorporated Resettable latched voltage comparator
US5986605A (en) 1997-05-23 1999-11-16 Raytheon Company Method for improving monopulse processing of aperture segment outputs
US6275540B1 (en) * 1997-10-01 2001-08-14 Motorola, Inc. Selective call receiver having an apparatus for modifying an analog signal to a digital signal and method therefor
US6166690A (en) 1999-07-02 2000-12-26 Sensor Systems, Inc. Adaptive nulling methods for GPS reception in multiple-interference environments

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4972189A (en) * 1989-10-23 1990-11-20 Grumman Aerospace Corporation Correction for DC offset in A/D converters
US5523756A (en) * 1994-01-18 1996-06-04 The Grass Valley Group, Inc. Analog-to-digital converter with offset reduction loop
US5898395A (en) * 1997-04-08 1999-04-27 Aphex Systems, Ltd. Drift canceling method and apparatus for analog to digital converters
WO2000074241A1 (en) * 1999-06-01 2000-12-07 Motorola Inc. Dc offset correction and hold capability

Also Published As

Publication number Publication date
EP1382121B1 (en) 2006-11-15
AU2002217940A1 (en) 2002-06-11
JP2004527929A (en) 2004-09-09
WO2002045270A2 (en) 2002-06-06
US6441767B1 (en) 2002-08-27
EP1382121A2 (en) 2004-01-21

Similar Documents

Publication Publication Date Title
WO1999006845A3 (en) Impedance control circuit
EP0936532A3 (en) Remote control method for power save function
EP1238903A3 (en) Bicycle shift control device
AU3209999A (en) Feedback cancellation improvements
EP1045251A3 (en) Voltage detecting circuit
WO2002084426A3 (en) Voltage regulator
AU2002224382A1 (en) System and method for current sensing
AU2001254668A1 (en) Functional element arrangement, functional element, auxiliary assembly element, assembled component and method for producing an assembled component
AU2001274989A1 (en) Adaptive control system having direct output feedback and related apparatuses and methods
AU2001262129A1 (en) Secure method for communicating and providing services on digital networks and implementing architecture
WO2002045270A3 (en) Method and system for adjusting a threshold control in an analog-to-digital converter
WO2003049453A3 (en) System and methods for efficient quantization
EP1515291A3 (en) Control and supervisory signal transmission system
WO2003045109A3 (en) Improved dynamic range analog to digital converter suitable for hearing aid applications
WO2002084967A3 (en) A phase tracking system
ATE513372T1 (en) DELAY CONTROL CONTROL IN A DIGITAL RADIO TRANSMISSION SYSTEM
AU2002231201A1 (en) Common mode output current control circuit and method
EP1160757A3 (en) Display device
AU2001277772A1 (en) Control mail system, control mail sending device, and control mail receiving device
EP0998034A3 (en) Analog amplifier clipping circuit
ES2189695A1 (en) System for controlling electric power steering
WO2002069613A3 (en) Method and system for adjusting the dynamic range of a digital-to-analog converter in a wireless communications device
CA2453146A1 (en) Line driver for digital signal transmission
AU2001294345A1 (en) Method and circuit for regulating the signal level fed to an analog-digital converter
WO2003009190A8 (en) Method for providing reductions on products and/or services

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2001999045

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2002546296

Country of ref document: JP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2001999045

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2001999045

Country of ref document: EP