WO2002029425A1 - Rf power measurement - Google Patents

Rf power measurement Download PDF

Info

Publication number
WO2002029425A1
WO2002029425A1 PCT/GB2001/004378 GB0104378W WO0229425A1 WO 2002029425 A1 WO2002029425 A1 WO 2002029425A1 GB 0104378 W GB0104378 W GB 0104378W WO 0229425 A1 WO0229425 A1 WO 0229425A1
Authority
WO
WIPO (PCT)
Prior art keywords
pulses
clock
measurement circuit
power
pulsed
Prior art date
Application number
PCT/GB2001/004378
Other languages
French (fr)
Inventor
Oliver James Hilton
Original Assignee
Racal Instruments Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Racal Instruments Limited filed Critical Racal Instruments Limited
Priority to DE60108143T priority Critical patent/DE60108143D1/en
Priority to AT01972270T priority patent/ATE286258T1/en
Priority to JP2002532948A priority patent/JP2004510987A/en
Priority to US10/380,057 priority patent/US20040130333A1/en
Priority to AU2001292049A priority patent/AU2001292049A1/en
Priority to MXPA03002904A priority patent/MXPA03002904A/en
Priority to EP01972270A priority patent/EP1322969B1/en
Priority to KR10-2003-7004777A priority patent/KR20030053512A/en
Publication of WO2002029425A1 publication Critical patent/WO2002029425A1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R21/00Arrangements for measuring electric power or power factor
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R21/00Arrangements for measuring electric power or power factor
    • G01R21/10Arrangements for measuring electric power or power factor by using square-law characteristics of circuit elements, e.g. diodes, to measure power absorbed by loads of known impedance

Definitions

  • This invention relates to the measurement of RF power, and the invention relates
  • ADC analogue-to-digital conversion
  • FIG. 1 of the accompanying drawings is a block diagram showing a known RF
  • an over-sampling ADC circuit in the form of a sigma-delta ADC circuit 14 and a
  • Schottky diode 13 functions as a detector which outputs voltage related to RF
  • the ADC circuit 14 converts this voltage to digital
  • the clock generator 15 supplies clock pulses to the clock input C ⁇ of the ADC circuit
  • N is the number of clock pulses required to complete a single conversion
  • F CL0CK is the frequency of the clock generator 15. Hitherto, it has been customary to
  • ADC resolution can be realised at lower cost than other conversion techniques.
  • circuit for measuring RF power of a pulsed RF input signal comprising detector means
  • conversion means for deriving a measure of RF power from said voltage, clock
  • generation means for generating clock pulses and means for controlling delivery of
  • said means for controlling causes said clock pulses to
  • clock signals are delivered to the clock input of the ADC only within the
  • this arrangement enables use of a
  • RF power of a pulsed RF signal comprising the steps of converting the pulsed RF
  • Figure 1 is a block diagram showing a known RF power measurement circuit
  • Figure 2 is a block diagram showing a RF power measurement circuit according to the
  • the sigma-delta ADC circuit 14 then converts the detected voltage
  • V D to digital format and thereby generates data representing a measure of RF power
  • the RF power measurement circuit 14 has a clock generator 15, but differs
  • the AND gate 16 has an
  • the AND gate 16 functions, in effect, as a switch enabling clock pulses to be
  • the timing of the 'Pulse-on' signal is related to the timing of the RF pulses
  • Schottky diode 13 has a significant time constant causing
  • the 'Pulse-on' signal P 0 ⁇ is generated a short time after the start of the associated RF
  • a high speed ADC circuit could be used; in this case, the timing of the 'Pulse-on' signal P 0N will eliminate power measurements that would otherwise be
  • sampling ADC circuit could alternatively be used.
  • RF power may be measured over any desired part of
  • the input waveform which need not necessarily include a RF pulse.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Measurement Of Resistance Or Impedance (AREA)
  • Measuring Frequencies, Analyzing Spectra (AREA)
  • Control Of High-Frequency Heating Circuits (AREA)
  • Measurement Of Unknown Time Intervals (AREA)

Abstract

A RF power measurement circuit for measuring RF power of a pulsed RF input signal has a sigma-delta ADC circuit and an AND gate for controlling delivery of clock pules to a clock input of the ADC circuit. The clock pulses are delivered to the clock input only within the duration of RF pulses of the pulsed RF input signal enabling a low speed ADC circuit to be used.

Description

RF POWER MEASUREMENT
This invention relates to the measurement of RF power, and the invention relates
particularly to a RF power measurement circuit and method employing an over-
sampling analogue-to-digital conversion (ADC) circuit. As known to those skilled in
the art, an over-sampling ADC requires a finite number N of clock cycles (where N
> 1) to complete a single conversion.
Figure 1 of the accompanying drawings is a block diagram showing a known RF
power measurement circuit. It comprises a RF input 11, a load 12, a Schottky diode
13, an over-sampling ADC circuit in the form of a sigma-delta ADC circuit 14 and a
clock generator 15.
In use, Schottky diode 13 functions as a detector which outputs voltage related to RF
power reaching the RF input 11. The ADC circuit 14 converts this voltage to digital
format giving a measure of RF power which can be stored for further processing.
The clock generator 15 supplies clock pulses to the clock input Cτ of the ADC circuit
14, and these pulses define the conversion rate of the ADC circuit. The conversion
time TC0NV of the ADC circuit is given by the expression:
T
1 CONV = N
F x CLOCK where N is the number of clock pulses required to complete a single conversion and
FCL0CK is the frequency of the clock generator 15. Hitherto, it has been customary to
use a high speed ADC circuit having a conversion time TC0NV which is much shorter
than the RF pulse length, and so several power measurements can be derived from
each RF pulse. Generally, a sigma-delta ADC circuit has been preferred since high
ADC resolution can be realised at lower cost than other conversion techniques.
It would be desirable to use a low speed over-sampling ADC circuit which is
significantly cheaper than a high speed over-sampling ADC circuit and yet is still
capable of achieving high ADC resolution leading to improved measurement
accuracy. However, a low speed over-sampling ADC circuit presents a significant
technical problem when the conversion time of the ADC circuit is longer than the RF
pulse length.
According to one aspect of the invention there is provided a RF power measurement
circuit for measuring RF power of a pulsed RF input signal comprising detector means
for converting said input signal to voltage, over-sampling analogue-to-digital
conversion means for deriving a measure of RF power from said voltage, clock
generation means for generating clock pulses and means for controlling delivery of
said clock pulses to a clock input of said over-sampling analogue-to-digital conversion
means. In a preferred implementation, said means for controlling causes said clock pulses to
be delivered to said clock input only within the duration of RF pulses of the pulsed RF
input signal and, preferably, after the start of respective RF pulses. Since, with this
arrangement, clock signals are delivered to the clock input of the ADC only within the
duration of the RF pulses, it is possible to derive a single power measurement from
two or more successive RF pulses. Accordingly, this arrangement enables use of a
low speed over-sampling ADC having a conversion time longer than the RF pulse
length.
According to another aspect of the invention there is provided a method of measuring
RF power of a pulsed RF signal comprising the steps of converting the pulsed RF
signal to voltage, using over-sampling analogue-to-digital conversion means to derive
a measure of RF power from said voltage and controlling delivery of clock pulses to
a clock input of said over-sampling analogue-to-digital conversion means.
An embodiment of the invention is now described, by way of example only, with
reference to the accompanying drawings of which:
Figure 1 is a block diagram showing a known RF power measurement circuit,
Figure 2 is a block diagram showing a RF power measurement circuit according to the
invention, and Figures 3(a) to 3(d) are timing diagrams useful in understanding operation of the RF
power measurement circuit shown in Figure 2.
Referring to Figure 2, many of the circuit components are the same as those used in
the circuit of Figure 1, and have been ascribed like reference numerals.
As in the case of the circuit shown in Figure 1, a RF input signal Rm (shown in Figure
3(a)) is received at the RF input 11, terminated by the load 12 and converted by
Schottky diode 13 to voltage ND (shown in Figure 3(b)) related to RF power reaching
the RF input 11. The sigma-delta ADC circuit 14 then converts the detected voltage
VD to digital format and thereby generates data representing a measure of RF power
at the converter output.
As before, the RF power measurement circuit 14 has a clock generator 15, but differs
from the circuit of Figure 1 by provision of AND gate 16 connected between the clock
generator 15 and the clock input of the ADC circuit 14. The AND gate 16 has an
output terminal connected to the clock input, a first input terminal connected to the
clock generator 15 and a second input terminal connected to receive an externally
generated 'Pulse-on' signal P0N in the form of a pulse train (shown in Figure 3(c)).
The AND gate 16 functions, in effect, as a switch enabling clock pulses to be
delivered to the clock input of the ADC circuit 14 while the switch is closed (when
PON is "high") and preventing such delivery when the switch is open (when P0N is "low") . The timing of the 'Pulse-on' signal is related to the timing of the RF pulses
of the RF input signal and its effect is to enable delivery of clock pulses to the clock
input Cj of the ADC circuit 14, but only within the duration of the RF pulses (as
shown in Figure 3(d)). Thus, pulses will only be delivered to the clock input when a
RF pulse is present.
As shown in Figure 3(b), Schottky diode 13 has a significant time constant causing
the detection voltage ND to rise and fall exponentially in response to leading and
trailing edges respectively of each RF pulse. To take account of this, each pulse of
the 'Pulse-on' signal P is generated a short time after the start of the associated RF
pulse thereby allowing the detector voltage sufficient time to settle before any clock
pulses are delivered to the clock input of the ADC circuit. In practice, to enable
accurate power measurements to be made, the detector time constant should be much
shorter than the RF pulse length.
Since the clock signals are delivered to the clock input of the ADC circuit 14 only
within the duration of the RF pulses, it is possible to derive a single power
measurement from two or more successive RF pulses; accordingly, a low speed ADC
circuit can be used, having a conversion time which is much longer than the RF pulse
length.
Alternatively, a high speed ADC circuit could be used; in this case, the timing of the 'Pulse-on' signal P0N will eliminate power measurements that would otherwise be
made while the detector voltage VD is rising or falling, thereby improving accuracy
of the measurement.
It will be appreciated that although the RF power measurement circuit described with
reference to Figure 2 includes a sigma-delta ADC circuit, other forms of over-
sampling ADC circuit could alternatively be used.
Similarly, although an AND gate 16 and a Schottky diode 13 have been used other
components capable of performing substantially the same switching and detection
functions could alternatively be used e.g. a synchronous clock enabling circuit could
be used for the switching function and a field effect transistor could be used for the
detection function.
It will also be appreciated that RF power may be measured over any desired part of
the input waveform, which need not necessarily include a RF pulse.

Claims

1. A RF power measurement circuit for measuring RF power of a pulsed RF input
signal comprising detector means for converting said input signal to voltage, an over-
sampling analogue-to-digital conversion means for deriving a measure of RF power
from said voltage, clock generation means for generating clock pulses and means for
controlling delivery of said clock pulses to a clock input of said over-sampling
analogue-to-digital conversion means.
2. A measurement circuit as claimed in claim 1 wherein said means for
controlling is connected between said clock generation means and said clock input and
is responsive to a control signal whose timing is related to the timing of RF pulses of
the pulsed RF input signal.
3. A measurement circuit as claimed in claim 1 or claim 2 wherein said means for
controlling causes said clock pulses to be delivered to said clock input only within the
duration of RF pulses of the pulsed RF input signal.
4. A measurement circuit as claimed in claim 3 wherein said means for
controlling causes said clock pulses to be delivered to said clock input after the start
of respective said RF pulses.
5. A measurement circuit as claimed in claim 1 wherein said means for
controlling comprises switching means responsive to control pulses.
6. A measurement circuit as claimed in claim 5 wherein the timing of said control
pulses is related to the timing of RF pulses of said pulsed RF input signal.
7. A measurement circuit as claimed in claim 6 wherein the leading edge of each
control pulse follows the start of a respective said RF pulse.
8. A measured circuit as claimed in any one of claims 5 to 7 wherein said
switching means is an AND gate.
9. A measurement circuit as claimed in any one of claims 1 to 8 wherein said
detection means is a Schottky diode.
10. A measurement circuit as claimed in any one of claims 1 to 9 wherein said
over-sampling analogue-to-digital conversion circuit is a sigma-delta analogue-to-
digital conversion circuit.
11. A measurement circuit as claimed in any one of claims 1 to 10 wherein said
over-sampling analogue-to-digital conversion circuit has a conversion time longer
than the RF pulse width.
12. A method of measuring RF power of a pulsed RF signal comprising the steps
of converting the pulsed RF signal to voltage, using over-sampling analogue-to-digital
conversion means to derive a measure of RF power from said voltage and controlling
delivery of clock pulses to a clock input of said over-sampling analogue-to-digital
conversion means.
13. A method as claimed in claim 12 wherein said controlling step causes said
clock pulses to be supplied to said clock input only within the duration of RF pulses
of the pulsed RF signal.
14. A method as claimed in claim 13 wherein said controlling step causes said
clock pulse to be delivered to said clock input after the start of respective said RF
pulses.
15. A RF power measurement circuit substantially as hereindescribed with
reference to Figures 2 and 3 of the accompanying drawings.
16. A method of measuring RF power substantially as hereindescribed with
reference to Figures 2 and 3 of the accompanying drawings.
PCT/GB2001/004378 2000-10-04 2001-10-02 Rf power measurement WO2002029425A1 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
DE60108143T DE60108143D1 (en) 2000-10-04 2001-10-02 RADIO FREQUENCY PERFORMANCE MEASUREMENT
AT01972270T ATE286258T1 (en) 2000-10-04 2001-10-02 RADIO FREQUENCY POWER MEASUREMENT
JP2002532948A JP2004510987A (en) 2000-10-04 2001-10-02 RF power measurement
US10/380,057 US20040130333A1 (en) 2000-10-04 2001-10-02 Rf power measurement
AU2001292049A AU2001292049A1 (en) 2000-10-04 2001-10-02 Rf power measurement
MXPA03002904A MXPA03002904A (en) 2000-10-04 2001-10-02 Rf power measurement.
EP01972270A EP1322969B1 (en) 2000-10-04 2001-10-02 Rf power measurement
KR10-2003-7004777A KR20030053512A (en) 2000-10-04 2001-10-02 Rf power measurement

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB0024325.3 2000-10-04
GB0024325A GB2367633A (en) 2000-10-04 2000-10-04 Rf power measurement

Publications (1)

Publication Number Publication Date
WO2002029425A1 true WO2002029425A1 (en) 2002-04-11

Family

ID=9900684

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2001/004378 WO2002029425A1 (en) 2000-10-04 2001-10-02 Rf power measurement

Country Status (11)

Country Link
US (1) US20040130333A1 (en)
EP (1) EP1322969B1 (en)
JP (1) JP2004510987A (en)
KR (1) KR20030053512A (en)
CN (1) CN1190666C (en)
AT (1) ATE286258T1 (en)
AU (1) AU2001292049A1 (en)
DE (1) DE60108143D1 (en)
GB (1) GB2367633A (en)
MX (1) MXPA03002904A (en)
WO (1) WO2002029425A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111880000A (en) * 2020-08-12 2020-11-03 常州瑞思杰尔电子科技有限公司 Radio frequency power supply pulse power detection circuit

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100693558B1 (en) * 2005-07-19 2007-03-14 주식회사 팬택앤큐리텔 Apparatus for detecting power using Radio Frequency signal

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0843420A2 (en) * 1996-11-18 1998-05-20 Nokia Mobile Phones Ltd. Mobile station having drift-free pulsed power detection method and apparatus
WO1998044661A1 (en) * 1997-03-27 1998-10-08 Maxon Systems, Inc. (London) Ltd. Power detection circuit

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4339712A (en) * 1980-05-01 1982-07-13 The Boeing Company Method and system for measuring width and amplitude of current pulse
US5656929A (en) * 1995-10-25 1997-08-12 Hewlett-Packard Company Method and apparatus for measuring RF power in a test set
GB2325989B (en) * 1997-06-06 1999-07-07 Wiltron Measurements Ltd Power meter
US6041076A (en) * 1997-12-02 2000-03-21 Wavetek Corporation Digitally modulated CATV power measurement using undersampling
US6384681B1 (en) * 2000-01-07 2002-05-07 Spectrian Corporation Swept performance monitor for measuring and correcting RF power amplifier distortion

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0843420A2 (en) * 1996-11-18 1998-05-20 Nokia Mobile Phones Ltd. Mobile station having drift-free pulsed power detection method and apparatus
WO1998044661A1 (en) * 1997-03-27 1998-10-08 Maxon Systems, Inc. (London) Ltd. Power detection circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111880000A (en) * 2020-08-12 2020-11-03 常州瑞思杰尔电子科技有限公司 Radio frequency power supply pulse power detection circuit
CN111880000B (en) * 2020-08-12 2023-06-23 常州瑞思杰尔电子科技有限公司 Radio frequency power supply pulse power detection circuit

Also Published As

Publication number Publication date
EP1322969B1 (en) 2004-12-29
ATE286258T1 (en) 2005-01-15
CN1190666C (en) 2005-02-23
MXPA03002904A (en) 2004-12-03
GB2367633A (en) 2002-04-10
DE60108143D1 (en) 2005-02-03
EP1322969A1 (en) 2003-07-02
GB0024325D0 (en) 2000-11-15
CN1468376A (en) 2004-01-14
AU2001292049A1 (en) 2002-04-15
KR20030053512A (en) 2003-06-28
JP2004510987A (en) 2004-04-08
US20040130333A1 (en) 2004-07-08

Similar Documents

Publication Publication Date Title
US20060038598A1 (en) Generation and measurement of timing delays by digital phase error compensation
US5886660A (en) Time-to-digital converter using time stamp extrapolation
JPH1144710A (en) Automatic calibration of oscilloscope using square wave test signal
EP0104999B1 (en) Gain switching device with reduced error for watt meter
US4876699A (en) High speed sampled data digital phase detector apparatus
EP0191478A2 (en) Measurement circuit for evaluating a digital-to-analog converter
EP1322969B1 (en) Rf power measurement
JP3303098B2 (en) Signal sampling method with jitter
JPS5997077A (en) Time-voltage converter
US8797001B2 (en) Capacitor charger system and digital control module and isolated acquisition module for such a capacitor charger system
US5353025A (en) Methods and apparatus for digitally encoding repetitive analog waveforms
JPS5910511B2 (en) Signal arrival time detection device
EP0921402A2 (en) Electro-optic sampling oscilloscope
SU1121644A1 (en) Time interval meter
JPH05211442A (en) Test method for a/d converter
US5200656A (en) Circuit for measuring the difference between two successive periods in a waveform
SU1014137A1 (en) Analogue-digital converter
SU1150577A1 (en) Method of measuring time of switching
SU1580290A1 (en) Measuring instrument for primary conversion
SU610028A1 (en) Phase meter
SU1670626A1 (en) Apparatus for measuring signals attenuation in ultrasonic delay lines
SU798631A1 (en) Method of measuring complex-impedance components
SU1626177A1 (en) Harmonic signal frequency meter
SU1495724A2 (en) Pulse edge duration meter
SU1386925A1 (en) Digital peak detector

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2001972270

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: PA/a/2003/002904

Country of ref document: MX

WWE Wipo information: entry into national phase

Ref document number: 1020037004777

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 018168493

Country of ref document: CN

Ref document number: 2002532948

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 1020037004777

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2001972270

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWE Wipo information: entry into national phase

Ref document number: 10380057

Country of ref document: US

WWG Wipo information: grant in national office

Ref document number: 2001972270

Country of ref document: EP