WO2002019582A3 - Techniques and architectures for implementing a data skew equalizer - Google Patents
Techniques and architectures for implementing a data skew equalizer Download PDFInfo
- Publication number
- WO2002019582A3 WO2002019582A3 PCT/US2001/027037 US0127037W WO0219582A3 WO 2002019582 A3 WO2002019582 A3 WO 2002019582A3 US 0127037 W US0127037 W US 0127037W WO 0219582 A3 WO0219582 A3 WO 0219582A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- skew
- data
- equalizer
- architectures
- implementing
- Prior art date
Links
- 239000000872 buffer Substances 0.000 abstract 3
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/50—Queue scheduling
- H04L47/62—Queue scheduling characterised by scheduling criteria
- H04L47/625—Queue scheduling characterised by scheduling criteria for service slots or service orders
- H04L47/6255—Queue scheduling characterised by scheduling criteria for service slots or service orders queue load conditions, e.g. longest queue first
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/17—Interaction among intermediate nodes, e.g. hop by hop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/22—Traffic shaping
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/29—Flow control; Congestion control using a combination of thresholds
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/30—Flow control; Congestion control in combination with information about buffer occupancy at either end or at transit nodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/50—Queue scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9063—Intermediate storage in different physical parts of a node or terminal
- H04L49/9078—Intermediate storage in different physical parts of a node or terminal using an external memory or storage device
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0003—Switching fabrics, e.g. transport network, control network
- H04J2203/0025—Peripheral units
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0098—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/1302—Relay switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/1304—Coordinate switches, crossbar, 4/2 with relays, coupling field
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13103—Memory
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13213—Counting, timing circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13295—Wavelength multiplexing, WDM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/1331—Delay elements, shift registers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/1336—Synchronisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Consistent with the present invention, programmable input and output buffers are provided on each port of each stage of a distributed system in order to reduce data skew and preserve data synchronization. The programmable buffers provide the ability to add delay to data paths having less skew to compensate or match the skew associated with data paths having greater skew. Accordingly, the programmable buffers can equalize data skew and preserve data synchronization at each stage in the distributed system. As a result, individual stages can be placed farther apart, thereby facilitating larger distributed systems.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US22913100P | 2000-08-30 | 2000-08-30 | |
US60/229,131 | 2000-08-30 | ||
US69883401A | 2001-02-07 | 2001-02-07 | |
US09/698,834 | 2001-02-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002019582A2 WO2002019582A2 (en) | 2002-03-07 |
WO2002019582A3 true WO2002019582A3 (en) | 2003-03-06 |
Family
ID=26922968
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/027037 WO2002019582A2 (en) | 2000-08-30 | 2001-08-30 | Techniques and architectures for implementing a data skew equalizer |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2002019582A2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102008028703A1 (en) | 2008-10-09 | 2010-04-15 | Giesecke & Devrient Gmbh | Execute cryptographic operations |
CN104734838A (en) * | 2013-12-20 | 2015-06-24 | 深圳市国微电子有限公司 | Method, system and switching matrix for synchronizing data |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0598455A2 (en) * | 1992-11-19 | 1994-05-25 | Philips Patentverwaltung GmbH | Transmission system for synchronous digital hierarchy |
US5666351A (en) * | 1992-06-03 | 1997-09-09 | Nokia Telecommunications Oy | Method for disassembling and assembling frame structures containing pointers |
-
2001
- 2001-08-30 WO PCT/US2001/027037 patent/WO2002019582A2/en active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5666351A (en) * | 1992-06-03 | 1997-09-09 | Nokia Telecommunications Oy | Method for disassembling and assembling frame structures containing pointers |
EP0598455A2 (en) * | 1992-11-19 | 1994-05-25 | Philips Patentverwaltung GmbH | Transmission system for synchronous digital hierarchy |
US5555262A (en) * | 1992-11-19 | 1996-09-10 | Lucent Technologies Inc. | Transmission system of the synchronous digital hierarchy |
Also Published As
Publication number | Publication date |
---|---|
WO2002019582A2 (en) | 2002-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007001633A3 (en) | Delay matching in audio/video systems | |
WO2005004537A3 (en) | Bass management systems | |
WO2007049863A8 (en) | Removing time delays in signal paths | |
AU2001257348A1 (en) | Methods and systems for adaptive receiver equalization | |
WO2006019865A3 (en) | Video processor with programmable input/output stages to enhance system design configurability and improve channel routing | |
AU2003240534A1 (en) | Memory buffer arrangement | |
WO2005002278A3 (en) | Multi-channel sound processing systems | |
WO2008008629A3 (en) | Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics | |
WO2005101112A3 (en) | Optical films and methods of making the same | |
WO2005111856A3 (en) | System and method for rapidly scaling and filtering video data | |
WO2002077792A3 (en) | A multiplication logic circuit | |
TW200715130A (en) | Packet processing systems and methods | |
WO2004073175A3 (en) | Adaptive input logic for phase adjustments | |
WO2012038829A3 (en) | Low latency first-in-first-out (fifo) buffer | |
WO2008101038A8 (en) | Multi-media production system and method | |
GB0808663D0 (en) | System and method for the secure, transparent and continuous synchronization of access credentials in an arbitrary third party system | |
WO2002023358A3 (en) | Digital system of adjusting delays on circuit boards | |
TW200719734A (en) | Video delay stabilization system and method | |
WO2007067934A3 (en) | System and/or method for downstream bidding | |
WO2007001775A3 (en) | Caching digital image data | |
GB2459805A (en) | System and method for processing data and control messages in a communication system | |
AU2017273847A1 (en) | Dynamic delay equalization for media transport | |
GB2467705A (en) | Modifying system routing information in link based systems | |
WO2002019582A3 (en) | Techniques and architectures for implementing a data skew equalizer | |
ATE518785T1 (en) | SYSTEM FOR NUTRITIONAL COMPONENTS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CA JP MX |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |