WO2002001566A1 - Integrated circuit with flash bridge and autoload - Google Patents

Integrated circuit with flash bridge and autoload Download PDF

Info

Publication number
WO2002001566A1
WO2002001566A1 PCT/EP2001/007010 EP0107010W WO0201566A1 WO 2002001566 A1 WO2002001566 A1 WO 2002001566A1 EP 0107010 W EP0107010 W EP 0107010W WO 0201566 A1 WO0201566 A1 WO 0201566A1
Authority
WO
WIPO (PCT)
Prior art keywords
flash memory
microprocessor
bus
integrated circuit
reg
Prior art date
Application number
PCT/EP2001/007010
Other languages
French (fr)
Inventor
Steffen Gappisch
Hans-Joachim Gelke
Original Assignee
Koninklijke Philips Electronics N.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics N.V. filed Critical Koninklijke Philips Electronics N.V.
Priority to JP2002505620A priority Critical patent/JP2004502224A/en
Priority to KR1020027002493A priority patent/KR20020029760A/en
Priority to EP01940586A priority patent/EP1295295A1/en
Publication of WO2002001566A1 publication Critical patent/WO2002001566A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/104—Embedded memory devices, e.g. memories with a processing device on the same die or ASIC memory designs

Definitions

  • the present invention relates to the structure and design of integrated circuits
  • ICs in particular to the embedding or integration of a non-volatile or flash memory into an
  • IC with one or more microprocessors.
  • This embedding or integration of non-volatile memory with a microprocessor is often desired or even required for ICs to be used in mobile phones, personal digital assi-stants, in GPS applications for automobile or other navigation purposes.
  • Embedding a flash memory into a chip leads to certain problems that have to be solved before such integration exhibits the expected advantages.
  • One of the issues is that, by "nature", the access times of usual flash memories differ significantly from the access times of the other components on the IC.
  • flash memory A particular problematic aspect of flash memory is that its hardware interfaces for writing are different to the interfaces of SRAMs or DRAMs in the way that the flash memory needs some servicing utilities, namely the load cycles and the program cycles. Therefore, writing into the flash memory is not transparent to other memory from the software point of view. Special software driver routines must be provided to write to the flash memory. These software driver routines unfortunately have an adverse effect on the flash memory's performance during writing.
  • the present invention provides a solution by improving the function of embedded flash memory in a microprocessor environment on an IC, with the emphasis on maximizing performance. In principle, this is achieved by making write accesses to the flash memory quasi transparent to writing to other memories.
  • the present invention solves above the identified issues essentially with the following measures:
  • a bank of intermediate write data holding registers is provided in which the data from the ICs microprocessor is stored (or buffered) before it is transferred to the flash memory. If the flash memory data width (or its bus width) m is a multiple of the microprocessor's data width (or its bus width) n, the transfer is automatically started as soon as the microprocessor has written into the last holding register.
  • the data holding registers are mapped to an address range. This means, if the microprocessor writes into any of the addresses in said address range, the data holding register get accessed.
  • the least significant address bits select an individual holding register, the bits immediately above are used as the address into the flash memory.
  • a wait cycle is inserted into the microprocessor bus cycle until the data transfer to the flash memory is completed.
  • this transfer can be forced by the microprocessor.
  • the described method is especially efficient in systems where the flash memory's data width m is a multiple of the microprocessor's data width n, since the write data holding registers are required anyway. In cases were m equals n, only one data holding register is necessary. However, even in this case, several data holding registers would increase the performance, since the flash memory could be accessed by bursts of data.
  • the above measures make writing into the flash memory look like writing to an SRAM.
  • Fig. 1 the detailed layout of an embodiment of the invention
  • Fig. 2 the state diagram of the write controller 1 in Fig. 1.
  • four holding registers Reg 0 ... Reg 3 are provided in register bank 2, but, if higher speeds are desired, a multiple of four may be provided.
  • the microprocessor 6 sends write data over bus 9, the four 32-bit holding registers Reg 0 ... Reg p latch the incoming data.
  • the holding registers Reg 0 .. Reg p are addressed such that the more significant address bits are directly connected to the flash memory 7.
  • the flash memory 7 is connected to the bank of holding registers 2 via the flash bus 4. Since there may be other requestors (not shown in this drawing) connected to the flash bus, an arbiter 8 is required. Before the contents of the holding registers Reg 0 ... Reg p of bank 2 can be transferred to the flash memory 7, a request must be sent to the flash bus arbiter 8. This is accomplished by the write controller 1 by activating signal flwrreq. The arbiter 8 confirms the transfer of data to the flash memory by issuing signal fback. This is a kind of handshaking system between the flash bus 4 or memory 7 and the write controller 1.
  • the addresses of the holding registers Reg 0 ... Reg p of bank 2 are in the addressing map of the flash memory 7.
  • addressing is considered sequential.
  • the flash memory write controller 1 jumps to the next state (state FBREQ 22, cf . Fig. 2), in which state the flash bus 4 is requested for writing and the write controller 1 issues signal ⁇ wrreq.
  • the write controller 1 unconditionally jumps to the LOAD state (23 in Fig. 2), where it waits for the flash bus arbiter 8 to acknowledge the transfer of data to the flash memory 7.
  • an automatic load function as addressed above, is performed.
  • the flash memory write controller 1 can be considered a state machine. The state diagram of this machine is shown in Fig. 2.
  • the state machine has mainly two functions: The first function is to control transfers from the microprocessor 6 to the four data holding registers Reg 0 ... Reg p of bank 2. This is called a WRITE operation.
  • the second function is to transfer the data from the data holding registers in bank 2 to the flash bus 4. This is called a LOAD operation.
  • the state machine When the microprocessor addresses the data holding registers Reg 0 ... Reg p by activating the flash memory chip select signal dsel_regdata, the state machine switches to the WRITE state 24. On back-to-back write accesses (dsel_regdata remains active for multiple cycles), the state machine may remain in the IDLE state 21. A WRITE state may also be immediately preceded by a LOAD state 23.
  • the state machine After addressing the last holding register of register bank 2 (Fig. 1), i.e. Reg p, the state machine jumps to the FBREQ state 22, in which a write request is sent to the flash bus arbiter 8 (Fig. 1). As soon as this is done, the state machine switches unconditionally to the LOAD state 23. In the LOAD state 23, the state machine waits for the flash bus arbiter 8 to acknowledge the transfer of the flash bus data to the flash memory 7 . When the flash bus arbiter 8 grants the flash bus write request, it activates signals fl dcl &ndf_web to strobe the data from the registers into the flash memory 7.
  • Non-automatic LOAD As described above, load cycles occur automatically, if the flash memory write accesses occur sequentially, but it may be necessary to force load cycles if write accesses are not sequential. This is done by writing a bit into the control register 5. Signal loadreq is issued to the write controller 1 and a load operation is performed.
  • the control register 5 is immediately updated. If the microprocessor 6 writes to the control register 5 while the controller 1 is in the LOAD state 23, wait states are inserted into the microprocessor cycle until the state machine leaves the LOAD state 23. Only after the load operation is completed, the control registers are updated.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Bus Control (AREA)
  • Read Only Memory (AREA)

Abstract

This invention relates to the structure and design of integrated circuits (ICs), in particular to the embedding or integration of a non-volatile, so-called flash memory into ICs. To solve the issues created by speed differrences of the embedded flash memory compared to the other components on an IC, in particular the microprocessor and/or other memory on the IC, a specific writing interface is provided for the flash memory which makes the latter appear like standard memory from a software viewpoint. This writing interface includes a bank of registers (2) between flash memory (7) and microprocessor (6), essentially being operated by a write controller (1) and a flash bus arbiter (8) and acting, in principle, as a intermediate buffering mechanism controlled by a state machine.

Description

Integrated Circuit with Flash Bridge and Autoload
The present invention relates to the structure and design of integrated circuits
(ICs), in particular to the embedding or integration of a non-volatile or flash memory into an
IC with one or more microprocessors. This embedding or integration of non-volatile memory with a microprocessor is often desired or even required for ICs to be used in mobile phones, personal digital assi-stants, in GPS applications for automobile or other navigation purposes.
Embedding a flash memory into a chip leads to certain problems that have to be solved before such integration exhibits the expected advantages. One of the issues is that, by "nature", the access times of usual flash memories differ significantly from the access times of the other components on the IC.
A particular problematic aspect of flash memory is that its hardware interfaces for writing are different to the interfaces of SRAMs or DRAMs in the way that the flash memory needs some servicing utilities, namely the load cycles and the program cycles. Therefore, writing into the flash memory is not transparent to other memory from the software point of view. Special software driver routines must be provided to write to the flash memory. These software driver routines unfortunately have an adverse effect on the flash memory's performance during writing. Here, the present invention provides a solution by improving the function of embedded flash memory in a microprocessor environment on an IC, with the emphasis on maximizing performance. In principle, this is achieved by making write accesses to the flash memory quasi transparent to writing to other memories.
The present invention solves above the identified issues essentially with the following measures:
A bank of intermediate write data holding registers is provided in which the data from the ICs microprocessor is stored (or buffered) before it is transferred to the flash memory. If the flash memory data width (or its bus width) m is a multiple of the microprocessor's data width (or its bus width) n, the transfer is automatically started as soon as the microprocessor has written into the last holding register.
The data holding registers are mapped to an address range. This means, if the microprocessor writes into any of the addresses in said address range, the data holding register get accessed. The least significant address bits select an individual holding register, the bits immediately above are used as the address into the flash memory.
If the microprocessor tries to write into one of the holding registers a second time before the data transfer to the flash memory is completed, a wait cycle is inserted into the microprocessor bus cycle until the data transfer to the flash memory is completed.
Additionally or alternatively, in case the microprocessor wants to transfer from the write data holding registers to the flash memory before the last holding register is written into, this transfer can be forced by the microprocessor.
The described method is especially efficient in systems where the flash memory's data width m is a multiple of the microprocessor's data width n, since the write data holding registers are required anyway. In cases were m equals n, only one data holding register is necessary. However, even in this case, several data holding registers would increase the performance, since the flash memory could be accessed by bursts of data.
The above measures make writing into the flash memory look like writing to an SRAM.
In the following, an exemplary embodiment of the invention will be shown in some detail and with some drawings. In these show
Fig. 1 the detailed layout of an embodiment of the invention, and Fig. 2 the state diagram of the write controller 1 in Fig. 1.
The general layout in Fig.l shows, as essential components:
• a microprocessor 6 with its data bus 9 and its address bus 3,
• a flash memory 7 with its flash bus 4, • a bank 2 of holding registers Reg 0 ... Reg p between the micro- processor's data bus 9 and the flash bus 4,
• a flash memory write controller 1,
• a flash bus arbiter 8, and • a control register 5.
As indicated above, the data bus 9 of the microprocessor 6 has a width of n, e.g. n = 32, which is less than the width m, e.g. m = 128, of the flash bus 4. Each of the holding registers Reg 0 ... Reg p in the register bank 2 also has a width of n, here n = 32. In the present case, four holding registers Reg 0 ... Reg 3 are provided in register bank 2, but, if higher speeds are desired, a multiple of four may be provided. When the microprocessor 6 sends write data over bus 9, the four 32-bit holding registers Reg 0 ... Reg p latch the incoming data.
The holding registers Reg 0 .. Reg p are addressed such that the more significant address bits are directly connected to the flash memory 7.
The flash memory 7 is connected to the bank of holding registers 2 via the flash bus 4. Since there may be other requestors (not shown in this drawing) connected to the flash bus, an arbiter 8 is required. Before the contents of the holding registers Reg 0 ... Reg p of bank 2 can be transferred to the flash memory 7, a request must be sent to the flash bus arbiter 8. This is accomplished by the write controller 1 by activating signal flwrreq. The arbiter 8 confirms the transfer of data to the flash memory by issuing signal fback. This is a kind of handshaking system between the flash bus 4 or memory 7 and the write controller 1.
The addresses of the holding registers Reg 0 ... Reg p of bank 2 are in the addressing map of the flash memory 7. For this example, addressing is considered sequential. Thus, after writing into Reg p, the flash memory write controller 1 jumps to the next state (state FBREQ 22, cf . Fig. 2), in which state the flash bus 4 is requested for writing and the write controller 1 issues signal βwrreq. Right after that, the write controller 1 unconditionally jumps to the LOAD state (23 in Fig. 2), where it waits for the flash bus arbiter 8 to acknowledge the transfer of data to the flash memory 7. Thus, an automatic load function, as addressed above, is performed. The flash memory write controller 1 can be considered a state machine. The state diagram of this machine is shown in Fig. 2.
The state machine has mainly two functions: The first function is to control transfers from the microprocessor 6 to the four data holding registers Reg 0 ... Reg p of bank 2. This is called a WRITE operation.
The second function is to transfer the data from the data holding registers in bank 2 to the flash bus 4. This is called a LOAD operation.
A brief description of the various states or operations, resp., of the write controller 1 follows.
WRITE operation: After reset, the memory write controller state machine is in the IDLE state 21.
When the microprocessor addresses the data holding registers Reg 0 ... Reg p by activating the flash memory chip select signal dsel_regdata, the state machine switches to the WRITE state 24. On back-to-back write accesses (dsel_regdata remains active for multiple cycles), the state machine may remain in the IDLE state 21. A WRITE state may also be immediately preceded by a LOAD state 23.
If a write access by the microprocessor to data holding registers Reg 0 ... Reg p arrives during an active flash bus load cycle, wait cycles (signal bwait) are inserted into the microprocessor bus cycle. After the load cycle is completed, bwait is removed and a write cycle is executed, i.e. microprocessor bus data are written to the registers Reg 0 ... Reg p. LOAD operation:
Be it assumed that the state machine is in the WRITE state 24. Now, after addressing the last holding register of register bank 2 (Fig. 1), i.e. Reg p, the state machine jumps to the FBREQ state 22, in which a write request is sent to the flash bus arbiter 8 (Fig. 1). As soon as this is done, the state machine switches unconditionally to the LOAD state 23. In the LOAD state 23, the state machine waits for the flash bus arbiter 8 to acknowledge the transfer of the flash bus data to the flash memory 7 . When the flash bus arbiter 8 grants the flash bus write request, it activates signals fl dcl &ndf_web to strobe the data from the registers into the flash memory 7. When the flash bus arbiter 8 returns signal βack to the controller 1, meaning that data has been transferred to the flash memory 7, the state machine jumps either to the IDLE state 21 or the WRITE state 24. It jumps to the WRITE state 24, when another write from the microprocessor 6 to bank 2 is pending. Non-automatic LOAD: As described above, load cycles occur automatically, if the flash memory write accesses occur sequentially, but it may be necessary to force load cycles if write accesses are not sequential. This is done by writing a bit into the control register 5. Signal loadreq is issued to the write controller 1 and a load operation is performed.
If the microprocessor 6 writes to the control register 5 while the state machine, i.e. the write controller 1, is in the IDLE state 21, the control register is immediately updated. If the microprocessor 6 writes to the control register 5 while the controller 1 is in the LOAD state 23, wait states are inserted into the microprocessor cycle until the state machine leaves the LOAD state 23. Only after the load operation is completed, the control registers are updated.
Though the invention has been shown in a single embodiment only, the person skilled in the art can easily introduce modifications and variations according to the above- described principles without departing from the gist of the invention and the scope of the appended claims.

Claims

CLAIMS:
1. An integrated circuit system with at least one microprocessor (6) and at least one memory, wherein
• said memory is a non-volatile or flash memory (7) operationally linked by a flash bus (4) to said microprocessor's data bus (9), and said flash bus (4) has a width different from said microprocessor bus (9) width, including
• register means (2) for buffering data to be written into said flash memory (7), and
• control means (1) for controlling the write activity into said flash memory (7).
2. The integrated circuit system according to claim 1, wherein • the flash bus (4) is a dedicated bus having a width m greater than the width n of the microprocessor data bus (9), in particular m being a multiple of n, and • the register means (2) comprises a number p of registers, (Reg 0 ... Reg p), each being n bit wide, such that p * n = m.
3. The integrated circuit system according to claim 1 or 2, wherein
• the control means (1) provides for an automatic transfer of the data buffered in the register bank (2) into the flash memory (7) as soon as the last register (Reg p) has received its data from the microprocessor (6).
4. The integrated circuit system according to claim 1 or 2, wherein
• alternatively, a non-automatic, controlled transfer of the data from the register bank (2) into the flash memory (7) is performed under control of the control means (1) independent of the status of the last register (Reg p).
5. The integrated circuit system according to one or more of the preceding claims, further comprising • arbiter means (8) for arbitrating accesses to the flash bus (4).
6. The integrated circuit system according to one or more of the preceding claims, wherein
• one or more of the registers (Reg 0 ... Reg p) are mapped to an address range of the flash memory (7) and • the most significant addresses in that address range are used to address said flash memory (7).
7. The integrated circuit system according to one or more of the preceding claims, further comprising • a control register (5) for receiving commands from the microprocessor and providing an output signal when a flash memory load operation should be perfomed.
8. The integrated circuit system according to one or more of the preceding claims, wherein • the control means (1) introduces one or more wait states into the microprocessor's cycles whenever said microprocessor (6) tries to update the registers (Reg 0 ... Reg p) before the data transfer into the flash memory (7) is completed.
9. The integrated circuit system according to one or more of the preceding claims, wherein
• a handshaking scheme is executed between the arbiter means (8) and the control means (1) to synchronize the data transfer from the register bank (2) with the availability of the flash bus (4).
10. The integrated circuit system according to one or more of the preceding claims, wherein the control means (1) is a state machine with four states, in par- ticular an IDLE state, a FBREQ (Flash Bus Request) state, a LOAD state, and a WRITE state.
PCT/EP2001/007010 2000-06-27 2001-06-20 Integrated circuit with flash bridge and autoload WO2002001566A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2002505620A JP2004502224A (en) 2000-06-27 2001-06-20 Integrated circuit with flash bridge and autoload
KR1020027002493A KR20020029760A (en) 2000-06-27 2001-06-20 Integrated circuit with flash bridge and autoload
EP01940586A EP1295295A1 (en) 2000-06-27 2001-06-20 Integrated circuit with flash bridge and autoload

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP00113611.8 2000-06-27
EP00113611 2000-06-27

Publications (1)

Publication Number Publication Date
WO2002001566A1 true WO2002001566A1 (en) 2002-01-03

Family

ID=8169087

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2001/007010 WO2002001566A1 (en) 2000-06-27 2001-06-20 Integrated circuit with flash bridge and autoload

Country Status (5)

Country Link
US (1) US20020013880A1 (en)
EP (1) EP1295295A1 (en)
JP (1) JP2004502224A (en)
KR (1) KR20020029760A (en)
WO (1) WO2002001566A1 (en)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004502225A (en) * 2000-06-27 2004-01-22 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ Integrated circuit with flash memory
KR100666169B1 (en) * 2004-12-17 2007-01-09 삼성전자주식회사 Flash memory data storing device
US8959307B1 (en) 2007-11-16 2015-02-17 Bitmicro Networks, Inc. Reduced latency memory read transactions in storage devices
US8665601B1 (en) 2009-09-04 2014-03-04 Bitmicro Networks, Inc. Solid state drive with improved enclosure assembly
US8447908B2 (en) 2009-09-07 2013-05-21 Bitmicro Networks, Inc. Multilevel memory bus system for solid-state mass storage
US8560804B2 (en) 2009-09-14 2013-10-15 Bitmicro Networks, Inc. Reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device
US9372755B1 (en) 2011-10-05 2016-06-21 Bitmicro Networks, Inc. Adaptive power cycle sequences for data recovery
US9043669B1 (en) 2012-05-18 2015-05-26 Bitmicro Networks, Inc. Distributed ECC engine for storage media
US9423457B2 (en) 2013-03-14 2016-08-23 Bitmicro Networks, Inc. Self-test solution for delay locked loops
US9842024B1 (en) 2013-03-15 2017-12-12 Bitmicro Networks, Inc. Flash electronic disk with RAID controller
US9934045B1 (en) 2013-03-15 2018-04-03 Bitmicro Networks, Inc. Embedded system boot from a storage device
US9430386B2 (en) 2013-03-15 2016-08-30 Bitmicro Networks, Inc. Multi-leveled cache management in a hybrid storage system
US9798688B1 (en) 2013-03-15 2017-10-24 Bitmicro Networks, Inc. Bus arbitration with routing and failover mechanism
US9916213B1 (en) * 2013-03-15 2018-03-13 Bitmicro Networks, Inc. Bus arbitration with routing and failover mechanism
US10489318B1 (en) 2013-03-15 2019-11-26 Bitmicro Networks, Inc. Scatter-gather approach for parallel data transfer in a mass storage system
US9875205B1 (en) 2013-03-15 2018-01-23 Bitmicro Networks, Inc. Network of memory systems
US10430303B1 (en) * 2013-03-15 2019-10-01 Bitmicro Networks, Inc. Bus arbitration with routing and failover mechanism
US9501436B1 (en) 2013-03-15 2016-11-22 Bitmicro Networks, Inc. Multi-level message passing descriptor
US9400617B2 (en) 2013-03-15 2016-07-26 Bitmicro Networks, Inc. Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained
US9672178B1 (en) 2013-03-15 2017-06-06 Bitmicro Networks, Inc. Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system
US10055150B1 (en) 2014-04-17 2018-08-21 Bitmicro Networks, Inc. Writing volatile scattered memory metadata to flash device
US10078604B1 (en) 2014-04-17 2018-09-18 Bitmicro Networks, Inc. Interrupt coalescing
US9952991B1 (en) 2014-04-17 2018-04-24 Bitmicro Networks, Inc. Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation
US10042792B1 (en) 2014-04-17 2018-08-07 Bitmicro Networks, Inc. Method for transferring and receiving frames across PCI express bus for SSD device
US10025736B1 (en) 2014-04-17 2018-07-17 Bitmicro Networks, Inc. Exchange message protocol message transmission between two devices
US10552050B1 (en) 2017-04-07 2020-02-04 Bitmicro Llc Multi-dimensional computer storage system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5530828A (en) * 1992-06-22 1996-06-25 Hitachi, Ltd. Semiconductor storage device including a controller for continuously writing data to and erasing data from a plurality of flash memories
US5692138A (en) * 1993-06-30 1997-11-25 Intel Corporation Flexible user interface circuit in a memory device
US5802552A (en) * 1993-06-30 1998-09-01 Intel Corporation System and method for allocating and sharingpage buffers for a flash memory device
US5802268A (en) * 1994-11-22 1998-09-01 Lucent Technologies Inc. Digital processor with embedded eeprom memory

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4041461A (en) * 1975-07-25 1977-08-09 International Business Machines Corporation Signal analyzer system
US5263003A (en) * 1991-11-12 1993-11-16 Allen-Bradley Company, Inc. Flash memory circuit and method of operation
US5541886A (en) * 1994-12-27 1996-07-30 Intel Corporation Method and apparatus for storing control information in multi-bit non-volatile memory arrays
US5765002A (en) * 1995-03-13 1998-06-09 Intel Corporation Method and apparatus for minimizing power consumption in a microprocessor controlled storage device
JPH09231130A (en) * 1996-02-26 1997-09-05 Mitsubishi Electric Corp Micro computer
US5903496A (en) * 1997-06-25 1999-05-11 Intel Corporation Synchronous page-mode non-volatile memory with burst order circuitry

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5530828A (en) * 1992-06-22 1996-06-25 Hitachi, Ltd. Semiconductor storage device including a controller for continuously writing data to and erasing data from a plurality of flash memories
US5692138A (en) * 1993-06-30 1997-11-25 Intel Corporation Flexible user interface circuit in a memory device
US5802552A (en) * 1993-06-30 1998-09-01 Intel Corporation System and method for allocating and sharingpage buffers for a flash memory device
US5802268A (en) * 1994-11-22 1998-09-01 Lucent Technologies Inc. Digital processor with embedded eeprom memory

Also Published As

Publication number Publication date
KR20020029760A (en) 2002-04-19
JP2004502224A (en) 2004-01-22
US20020013880A1 (en) 2002-01-31
EP1295295A1 (en) 2003-03-26

Similar Documents

Publication Publication Date Title
US20020013880A1 (en) Integrated circuit with flash bridge and autoload
EP1488323B1 (en) Memory system with burst length shorter than prefetch length
US6480929B1 (en) Pseudo-concurrency between a volatile memory and a non-volatile memory on a same data bus
US5561783A (en) Dynamic cache coherency method and apparatus using both write-back and write-through operations
KR100847968B1 (en) Dual-port semiconductor memories
US20070055813A1 (en) Accessing external memory from an integrated circuit
US20010032295A1 (en) Peripheral device interface chip cache and data synchronization method
CN107257964B (en) DRAM circuit, computer system and method for accessing DRAM circuit
US6160562A (en) System and method for aligning an initial cache line of data read from local memory by an input/output device
JP3039557B2 (en) Storage device
US6360305B1 (en) Method and apparatus for optimizing memory performance with opportunistic pre-charging
US20030196004A1 (en) Buffering and presenting chunks
KR100297895B1 (en) Method and apparatus for controlling data transfer between a synchronous dram-type memory and a system bus
US8244994B1 (en) Cooperating memory controllers that share data bus terminals for accessing wide external devices
US7003638B2 (en) Memory bus interface for use in a peripheral device
JP3384770B2 (en) High bandwidth, narrow I / O memory device with command stacking
KR100298955B1 (en) Data processing system
US7200706B2 (en) Semiconductor integrated circuit
JPS61166647A (en) Accessing for reading out information microprocessor and addressable memory
EP1156421B1 (en) CPU system with high-speed peripheral LSI circuit
US6581147B1 (en) Data flow control circuitry including buffer circuitry that stores data access requests and data
CN214253209U (en) IP core of user interface module of SDRAM controller
JPH1124994A (en) Microprocessor
Gasbarro The Rambus memory system
JP2001229074A (en) Memory controller and information processor and memory control chip

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

WWE Wipo information: entry into national phase

Ref document number: 2001940586

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020027002493

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1020027002493

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2001940586

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2001940586

Country of ref document: EP