WO2001084327A3 - Gigabit switch on chip architecture - Google Patents

Gigabit switch on chip architecture Download PDF

Info

Publication number
WO2001084327A3
WO2001084327A3 PCT/US2001/013196 US0113196W WO0184327A3 WO 2001084327 A3 WO2001084327 A3 WO 2001084327A3 US 0113196 W US0113196 W US 0113196W WO 0184327 A3 WO0184327 A3 WO 0184327A3
Authority
WO
WIPO (PCT)
Prior art keywords
data
data port
port interface
interface
cpu
Prior art date
Application number
PCT/US2001/013196
Other languages
French (fr)
Other versions
WO2001084327A2 (en
Inventor
Govind Malalur
Shiri Kadambi
Shekhar Ambe
Mohan Kalkunte
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp filed Critical Broadcom Corp
Priority to AU2001253789A priority Critical patent/AU2001253789A1/en
Priority to EP01927326A priority patent/EP1279102B1/en
Priority to DE60120684T priority patent/DE60120684T2/en
Publication of WO2001084327A2 publication Critical patent/WO2001084327A2/en
Publication of WO2001084327A3 publication Critical patent/WO2001084327A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Electronic Switches (AREA)
  • Optical Communication System (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)

Abstract

A data switch for network communications includes a first data port interface which supports at least one data port which transmits and receives data. A second data port interface is also provided supporting at least one data port transmitting and receiving data. A CPU interface is provided, with the CPU interface configured to communicate with a CPU. A common memory is provided, and communicates with the first data port interface and the second data port interface. A memory management unit is provided, and communicates data from the first data port interface and the second data port interface and a common memory. At least two sets of communication channels are provided, with each of the communication channels communicating data and messaging information between the first data port interface, the second data port interface, and the memory management unit.
PCT/US2001/013196 2000-05-03 2001-04-25 Gigabit switch on chip architecture WO2001084327A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
AU2001253789A AU2001253789A1 (en) 2000-05-03 2001-04-25 Gigabit switch on chip architecture
EP01927326A EP1279102B1 (en) 2000-05-03 2001-04-25 Gigabit switch on chip architecture
DE60120684T DE60120684T2 (en) 2000-05-03 2001-04-25 Architecture for built-in gigabit switching

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US20168500P 2000-05-03 2000-05-03
US60/201,685 2000-05-03

Publications (2)

Publication Number Publication Date
WO2001084327A2 WO2001084327A2 (en) 2001-11-08
WO2001084327A3 true WO2001084327A3 (en) 2002-04-25

Family

ID=22746865

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/013196 WO2001084327A2 (en) 2000-05-03 2001-04-25 Gigabit switch on chip architecture

Country Status (5)

Country Link
EP (1) EP1279102B1 (en)
AT (1) ATE330282T1 (en)
AU (1) AU2001253789A1 (en)
DE (1) DE60120684T2 (en)
WO (1) WO2001084327A2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999000936A1 (en) * 1997-06-30 1999-01-07 Sun Microsystems, Inc. A highly integrated multi-layer switch element architecture

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999000936A1 (en) * 1997-06-30 1999-01-07 Sun Microsystems, Inc. A highly integrated multi-layer switch element architecture

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
LEVEL ONE: "Level One(TM) IXP1200 Network Processor", ADVANCE DATASHEET, September 1999 (1999-09-01), pages 1 - 52, XP002187948, Retrieved from the Internet <URL:http://www.cs.utah.edu/~cs6935/Previous/s01/netprocs/ixa/ixp1200ad.pdf> [retrieved on 20020121] *

Also Published As

Publication number Publication date
EP1279102A2 (en) 2003-01-29
ATE330282T1 (en) 2006-07-15
EP1279102B1 (en) 2006-06-14
DE60120684D1 (en) 2006-07-27
AU2001253789A1 (en) 2001-11-12
WO2001084327A2 (en) 2001-11-08
DE60120684T2 (en) 2007-06-14

Similar Documents

Publication Publication Date Title
EP1162796A3 (en) Cascading of gigabit switches
AU3529500A (en) Network switch
CA2386576A1 (en) Information system with detachable information module
WO2002011367A3 (en) A local area network system including a wall switch device and/or a power outlet device and methods for using the same
AU5098300A (en) An element for a communications system
GB2375461B (en) Radio communications transceiver and a system and method of using the same
AU2003262663A1 (en) Communicating in voice and data communications systems
WO2004008318A3 (en) Data transfer in an optical network communication system
GB2359228A (en) Transmitting information over a communication link
WO2003032550A3 (en) Optical-inclusive dwdm local area network
AU2001266970A1 (en) Resilient chassis-based network switching
WO1999049687A3 (en) Communication network with improved access protocol
US8041215B2 (en) ONT discovery in a DWDM hybrid PON LT configuration
WO2002033561A3 (en) Switching unit for connecting arbitrated loop
WO2001084327A3 (en) Gigabit switch on chip architecture
ATE376734T1 (en) DIGITAL SUBSCRIBER TERMINAL MANAGEMENT SYSTEM
AU2003246961A1 (en) System and method for communicating data between networks operating under different protocols
KR100945340B1 (en) A data interface synchronization method for base station system operating multiple standard
AU7063100A (en) Cluster switching architecture
WO2001097472A3 (en) Communication devices, systems, methods and a bluetooth protocol communication device
DE60007827D1 (en) Communication network
GB0105500D0 (en) Improvements in or relating to networks
AU6198900A (en) Unified table for l2, l3, l4, switching and filtering
CA2391629A1 (en) Optical communications system
WO2002076138A3 (en) Improvements in or relating to communication systems

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2001927326

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2001927326

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWG Wipo information: grant in national office

Ref document number: 2001927326

Country of ref document: EP