WO2001037284A1 - Memory cell - Google Patents

Memory cell Download PDF

Info

Publication number
WO2001037284A1
WO2001037284A1 PCT/US2000/029249 US0029249W WO0137284A1 WO 2001037284 A1 WO2001037284 A1 WO 2001037284A1 US 0029249 W US0029249 W US 0029249W WO 0137284 A1 WO0137284 A1 WO 0137284A1
Authority
WO
WIPO (PCT)
Prior art keywords
fuse
fuses
circuit
logic
input
Prior art date
Application number
PCT/US2000/029249
Other languages
French (fr)
Inventor
Gabriel Daniel
Oliver Weinfurtner
Original Assignee
Infineon Technologies North America Corp.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies North America Corp. filed Critical Infineon Technologies North America Corp.
Priority to EP00982054A priority Critical patent/EP1232500B1/en
Priority to DE60013168T priority patent/DE60013168T2/en
Publication of WO2001037284A1 publication Critical patent/WO2001037284A1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM

Definitions

  • This invention relates to memory cells which use fuses to permanently store data in integrated circuits.
  • FIG. 1 shows an exemplary memory cell 10 for storing one bit of data in an integrated circuit.
  • the stored bit may be part of a chip identification number, may indicate to a decoder whether a redundant circuit should be used in place of a main circuit, may store a default value to be used by control circuitry of the integrated circuit, or may be used for a variety of other purposes.
  • Memory cell 10 includes a fuse 12 and a latch 14.
  • Fuse 12 stores the bit of data.
  • the information stored by fuse 12 is read by the circuitry to which the information applies.
  • a recharging signal (bFPUP) first recharges latch 12.
  • FPUN read signal
  • the FPUN signal causes node N to be grounded and, hence, causes the BIT signal to be high. If fuse 12 is blown, node N remains high which causes the BIT signal to be low.
  • FIG. 2 shows an exemplary integrated circuit lay out for two adjacent memory cells of the type shown in Fig. 1.
  • Each one of these memory cells can use, for example, a six transistor latch 14 to store and allow reading a single bit of data.
  • each one of the latches 14 occupies close to 1.5 times the layout area required by a single fuse 12.
  • each one of latches 14 can increase the pitch of memory cell 10 (that is, the minimum required space between adjacent memory cells) to be more than that required by fuse 12.
  • FIG. 3 in a highly integrated circuit, thousands of fuse and latch memory cells may be used. To read them during power-up, significant current is required. Such a high current can damage the integrated circuit. Hence, instead of reading all of the memory cells at the same time, the memory cells in the integrated circuit are organized into memory cell banks which are then read sequentially according to a predetermined sequence. In FIG. 3, for example, line 14 shows the sequence by which memory cell banks BK are read. To implement the sequence, buffers are used to delay the bFpup and FPUN signals from one memory cell bank to the next. These buffers require additional space on the integrated circuit chip.
  • the invention features a circuit for storing a bit of data, where the circuit includes a first fuse having a first end and a second end and a second fuse having a third end and a fourth end.
  • the first end of the first fuse is connected to a logic 0 input and its second end is connected to a common output.
  • the third end of the second fuse is connected to a logic 1 input and the fourth end is connected to the common output.
  • one of the first and second fuses is selectively blown.
  • two fuses can be used to store a bit of information.
  • the invention features an integrated circuit which includes a first circuit and a second circuit.
  • the first circuit stores a bit of data and includes a first fuse having a first end and a second end and a second fuse having a third end and a fourth end.
  • the first end of the first fuse is connected to a logic 0 input and its second end is connected to a common output.
  • the third end of the second fuse is connected to a logic 1 input and the fourth end is connected to the common output.
  • one of the first and second fuses is selectively blown.
  • the second circuit has an input connected said common input to read said stored bit of information.
  • the invention features an array for storing bits of data.
  • the array includes a plurality of circuits for storing the bits of data, including a circuit which includes a first fuse having a first end and a second end and a second fuse having a third end and a fourth end.
  • the first end of the first fuse is connected to a logic 0 input and its second end is connected to a common output.
  • the third end of the second fuse is connected to a logic 1 input and the fourth end is connected to the common output.
  • one of the first and second fuses is selectively blown.
  • Preferred embodiments of the invention may include one or more of the following features.
  • a long-channel MOS transistor is provided where one of the source and drain is connected to the first end of the first fuse and the other one of the source and drain is connected to a power supply for providing a voltage corresponding to either logic 1 or logic 0.
  • the first and third ends can be connected to the common output through an inverter.
  • the fuses may be laser or electrical fuses.
  • FIG.1 shows a schematic diagram of the circuitry of a prior art fuse and latch memory cell.
  • FIG. 2 shows an exemplary layout of the prior art fuse and latch memory cell of FIG.1.
  • FIG. 3 is a diagrammatical illustration of a prior art sequential reading of fuse banks of an integrated circuit during power-up.
  • FIG. 4 is a schematic diagram of a memory cell circuit according to the present invention.
  • FIG. 4A is a diagram useful in understanding the operation of the circuit of FIG. 4.
  • FIG. 5 shows an arrangement of an array of memory cells according to the invention.
  • a memory cell 20 includes a first fuse 22 and a second fuse 24.
  • First fuse 22 is connected at one end to the Vint signal representing, here, logic 1.
  • First fuse 22 is connected at the other end to an output node (Noutput).
  • Second fuse 24 is also connected at one end to Noutput.
  • fuse 24 is connected at its other end to ground, here, representing logic 0.
  • the BIT signal will represent logic 1.
  • memory cell 20 stores a Al ".
  • the voltage at Noutput will be at Vint and, hence, output of inverter 26 will be low.
  • the BIT signal will represent logic 0 and memory cell 20 stores a A0".
  • Fuses 22 and 24 may be any type of conventional fuses used in integrated circuits, including electrical and laser fuses. Electrical fuses are those fuses which are blown by a voltage or current surge. Laser fuses are those fuses which are blown by a laser beam.
  • memory cell 20 does not use a latch circuit (such as latch 14 of memory ceil 10 shown in FIG. 1), it requires relatively less layout area. For example, consider a latch circuit of a latch and fuse memory cell (such as memory cell 10 in Figs. 1 -2) which requires 1 .5 times layout area as the fuse in the memory cell. If that memory cell is implemented as memory cell 20 by using two fuses, there may be up to 20% or more saving in layout area required by the memory cell.
  • a number of memory cells 20 can be arranged into a memory cell array 30.
  • Memory cell array 30 includes a power safety circuit 34. Prior to determining which fuse in each one of memory cells 20 should be blown, each memory cell 20 in array 30 is essentially a direct connection between Vint and ground. To avoid damaging the integrated circuit, power safety circuit 34 insures that the connection Vint and each memory cell 20 is open circuited.
  • Power safety circuit 34 includes a fuse 36, a long channel n-MOS transistor 38, and a p-MOS transistor 40.
  • the long channel n-MOS transistor 38 is implemented such that little if any current flows from its source to its drain even when the gate voltage is high. Hence, even when the gate is high, the node 39 remains at Vint. Hence, when the Vint signal is high, the gate of p-FET transistor 40 will be at Vint and hence preventing a channel from forming between source and drain of the transistor. Hence, the connection between Vint and memory cells 20 are open circuited. After blowing the appropriate fuses in memory cells 20 of array 30, fuse 36 is also blown. This results in the voltage at node 39 to be at ground, resulting in a channel being formed between source and drain of p-MOS transistor 40.
  • An integrated circuit which implements its memory cell banks by using array 30 would not necessarily require sequential reading of the fuse banks during power-up, further reducing the lay out area required for implementing the memory cell banks.

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Abstract

A circuit for storing a bit of data is provided, where the circuit includes a first fuse having a first end and a second end and a second fuse having a third end and a fourth end. The first end of the first fuse is connected to a logic 0 input and its second end is connected to a common output. The third end of the second fuse is connected to a logic 1 input and the fourth end is connected to the common output. To store the bit of data, one of the first and second fuses is selectively blown. Hence, two fuses can be used to store a bit of information.

Description

MEMORY CELL
Background of the Invention
This invention relates to memory cells which use fuses to permanently store data in integrated circuits.
FIG. 1 shows an exemplary memory cell 10 for storing one bit of data in an integrated circuit. The stored bit may be part of a chip identification number, may indicate to a decoder whether a redundant circuit should be used in place of a main circuit, may store a default value to be used by control circuitry of the integrated circuit, or may be used for a variety of other purposes.
Memory cell 10 includes a fuse 12 and a latch 14. Fuse 12 stores the bit of data. During power-up of the integrated circuit, the information stored by fuse 12 is read by the circuitry to which the information applies. To read the information during power-up, a recharging signal (bFPUP) first recharges latch 12. Next, a read signal (FPUN) cause the information stored in fuse 12 to be output as the BIT signal. If fuse 12 is not blown, the FPUN signal causes node N to be grounded and, hence, causes the BIT signal to be high. If fuse 12 is blown, node N remains high which causes the BIT signal to be low.
FIG. 2 shows an exemplary integrated circuit lay out for two adjacent memory cells of the type shown in Fig. 1. Each one of these memory cells can use, for example, a six transistor latch 14 to store and allow reading a single bit of data. In some implementations, each one of the latches 14 occupies close to 1.5 times the layout area required by a single fuse 12. In addition, each one of latches 14 can increase the pitch of memory cell 10 (that is, the minimum required space between adjacent memory cells) to be more than that required by fuse 12.
Referring to FIG. 3, in a highly integrated circuit, thousands of fuse and latch memory cells may be used. To read them during power-up, significant current is required. Such a high current can damage the integrated circuit. Hence, instead of reading all of the memory cells at the same time, the memory cells in the integrated circuit are organized into memory cell banks which are then read sequentially according to a predetermined sequence. In FIG. 3, for example, line 14 shows the sequence by which memory cell banks BK are read. To implement the sequence, buffers are used to delay the bFpup and FPUN signals from one memory cell bank to the next. These buffers require additional space on the integrated circuit chip.
Summary of the Invention
In one general aspect, the invention features a circuit for storing a bit of data, where the circuit includes a first fuse having a first end and a second end and a second fuse having a third end and a fourth end. The first end of the first fuse is connected to a logic 0 input and its second end is connected to a common output. The third end of the second fuse is connected to a logic 1 input and the fourth end is connected to the common output. To store the bit of data, one of the first and second fuses is selectively blown.
Hence, according to the invention, two fuses can be used to store a bit of information.
In another aspect the invention features an integrated circuit which includes a first circuit and a second circuit. The first circuit stores a bit of data and includes a first fuse having a first end and a second end and a second fuse having a third end and a fourth end. The first end of the first fuse is connected to a logic 0 input and its second end is connected to a common output. The third end of the second fuse is connected to a logic 1 input and the fourth end is connected to the common output. To store the bit of data, one of the first and second fuses is selectively blown. The second circuit has an input connected said common input to read said stored bit of information.
In yet another aspect, the invention features an array for storing bits of data. The array includes a plurality of circuits for storing the bits of data, including a circuit which includes a first fuse having a first end and a second end and a second fuse having a third end and a fourth end. The first end of the first fuse is connected to a logic 0 input and its second end is connected to a common output. The third end of the second fuse is connected to a logic 1 input and the fourth end is connected to the common output. To store a bit of data, one of the first and second fuses is selectively blown.
Preferred embodiments of the invention may include one or more of the following features.
A long-channel MOS transistor is provided where one of the source and drain is connected to the first end of the first fuse and the other one of the source and drain is connected to a power supply for providing a voltage corresponding to either logic 1 or logic 0. The first and third ends can be connected to the common output through an inverter. The fuses may be laser or electrical fuses.
Unless otherwise defined, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. Although methods and materials similar or equivalent to those described herein can be used in the practice or testing of the present invention, suitable methods and materials are described below. All publications, patent applications, patents, and other references mentioned herein are incorporated by reference in their entirety. In case of conflict, the present specification, including definitions, will control. In addition, the materials, methods, and examples are illustrative only and not intended to be limiting.
Other features and advantages of the invention will become apparent from the following description of preferred embodiments, including the drawings, and from the claims. Brief Description of the Drawing
FIG.1 shows a schematic diagram of the circuitry of a prior art fuse and latch memory cell.
FIG. 2 shows an exemplary layout of the prior art fuse and latch memory cell of FIG.1.
FIG. 3 is a diagrammatical illustration of a prior art sequential reading of fuse banks of an integrated circuit during power-up.
FIG. 4 is a schematic diagram of a memory cell circuit according to the present invention.
FIG. 4A is a diagram useful in understanding the operation of the circuit of FIG. 4.
FIG. 5 shows an arrangement of an array of memory cells according to the invention.
Description of the Preferred Embodiments
Referring to FIG. 4, a memory cell 20 includes a first fuse 22 and a second fuse 24. First fuse 22 is connected at one end to the Vint signal representing, here, logic 1. First fuse 22 is connected at the other end to an output node (Noutput). Second fuse 24 is also connected at one end to Noutput. However, unlike fuse 22, fuse 24 is connected at its other end to ground, here, representing logic 0.
To store a bit of data in memory cell 20, one of the first fuse 22 and second fuse 24 is selectively blown. Referring to FIG. 4A, if first fuse 22 is blown and second fuse 24 remains intact, Noutput will be shorted to ground causing output of inverter 26 to be high. Hence, the BIT signal will represent logic 1. In other words, if first fuse 22 is blown, memory cell 20 stores a Al ". However, if first fuse 22 remains intact and second fuse 24 is blown, the voltage at Noutput will be at Vint and, hence, output of inverter 26 will be low. Hence, the BIT signal will represent logic 0 and memory cell 20 stores a A0".
Fuses 22 and 24 may be any type of conventional fuses used in integrated circuits, including electrical and laser fuses. Electrical fuses are those fuses which are blown by a voltage or current surge. Laser fuses are those fuses which are blown by a laser beam.
Because memory cell 20 does not use a latch circuit (such as latch 14 of memory ceil 10 shown in FIG. 1), it requires relatively less layout area. For example, consider a latch circuit of a latch and fuse memory cell (such as memory cell 10 in Figs. 1 -2) which requires 1 .5 times layout area as the fuse in the memory cell. If that memory cell is implemented as memory cell 20 by using two fuses, there may be up to 20% or more saving in layout area required by the memory cell.
Referring to FIG. 5, a number of memory cells 20 can be arranged into a memory cell array 30. Memory cell array 30 includes a power safety circuit 34. Prior to determining which fuse in each one of memory cells 20 should be blown, each memory cell 20 in array 30 is essentially a direct connection between Vint and ground. To avoid damaging the integrated circuit, power safety circuit 34 insures that the connection Vint and each memory cell 20 is open circuited.
Power safety circuit 34 includes a fuse 36, a long channel n-MOS transistor 38, and a p-MOS transistor 40. The long channel n-MOS transistor 38 is implemented such that little if any current flows from its source to its drain even when the gate voltage is high. Hence, even when the gate is high, the node 39 remains at Vint. Hence, when the Vint signal is high, the gate of p-FET transistor 40 will be at Vint and hence preventing a channel from forming between source and drain of the transistor. Hence, the connection between Vint and memory cells 20 are open circuited. After blowing the appropriate fuses in memory cells 20 of array 30, fuse 36 is also blown. This results in the voltage at node 39 to be at ground, resulting in a channel being formed between source and drain of p-MOS transistor 40.
An integrated circuit which implements its memory cell banks by using array 30 would not necessarily require sequential reading of the fuse banks during power-up, further reducing the lay out area required for implementing the memory cell banks.
It is to be understood that while the invention has been described in conjunction with the detailed description thereof, the foregoing description is intended to illustrate and not limit the scope of the invention, which is defined by the scope of the appended claims. Other aspects, advantages, and embodiments are within the scope of the following claims.

Claims

What is claimed is:
1. A circuit for storing a bit of data comprising a first fuse having a first end and a second end, said first end being connected to a logic 0 input and said second end being connected to a common output, a second fuse having a third end and a fourth end, said third end being connected to a logic 1 input and said fourth end being connected to said common output, wherein said bit of data is stored by selectively blowing one of the first and second fuses.
2. The circuit of claim 1 further comprising a long-channel MOS transistor having a source and a drain, wherein one of the source and drain is connected to the first end of the first fuse and the other one of the source and drain is connected to a power supply for providing a voltage corresponding to logic 1 or 0
3. The circuit of claim 1 one of the first and second fuses are laser fuses.
4. The circuit of claim 1 wherein the first and second fuses are electrical fuses.
5. The circuit of claim 1 further comprising an inverter, wherein the first end of the first and the third end of the second fuse are connected to the common output through the inverter.
6. An integrated circuit comprising a first circuit for storing a bit of data comprising a first fuse having a first end and a second end, said first end being connected to a logic 0 input and said second end being connected to a common output connected to said input, a second fuse having a third end and a fourth end, said third end being connected to a logic 1 input and said fourth end being connected to said common output, wherein said bit of data is stored by selectively blowing one of the first and second fuses, and a second circuit having an input connected said common input to read said stored bit of information.
7. The integrated circuit of claim 6 further comprising a long-channel MOS transistor having a source and a drain, wherein one of the source and drain is connected to the first end of the first fuse and the other one of the source and drain is connected to a power supply for providing a voltage corresponding to logic 1.
8. The integrated circuit of claim 6 wherein the first and second fuses are laser fuses.
9. The integrated circuit of claim 6 wherein the first and second fuses are electrical fuses.
10. The integrate circuit of claim 6 further comprising an inverter, wherein the first end of the first and the third end of the second fuse are connected to the common output through the inverter.
1 1. An array for storing bits of data, the array comprising a plurality of circuits for storing the bits of data, one of the circuits comprising a first fuse having a first end and a second end, said first end being connected to a logic 0 input and said second end being connected to a common output, and a second fuse having a third end and a fourth end, said third end being connected to a logic 1 input and said fourth end being connected to said common output, wherein one of the bits of data is stored by selectively blowing one of the first and second fuses.
12. The array of claim 1 1 further comprising a long-channel MOS transistor having a source and a drain, wherein one of the source and drain is connected to the first end of the first fuse and the other one of the source and drain is connected to a power supply for providing a voltage corresponding to logic 1.
13. The array of claim 11 wherein the first and second fuses are laser fuses.
14. The array of claim 11 wherein the first and second fuses are electrical fuses.
15. The array of claim 11 further comprising an inverter, wherein the first end of the first and the third end of the second fuse are connected to the common output through the inverter.
PCT/US2000/029249 1999-11-18 2000-10-24 Memory cell WO2001037284A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP00982054A EP1232500B1 (en) 1999-11-18 2000-10-24 Memory cell using fuses for storing a data bit
DE60013168T DE60013168T2 (en) 1999-11-18 2000-10-24 MEMORY CELL WITH MELT FUSES FOR STORING A DATA BOX

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/442,982 US6285619B1 (en) 1999-11-18 1999-11-18 Memory cell
US09/422,982 1999-11-18

Publications (1)

Publication Number Publication Date
WO2001037284A1 true WO2001037284A1 (en) 2001-05-25

Family

ID=23758959

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/029249 WO2001037284A1 (en) 1999-11-18 2000-10-24 Memory cell

Country Status (5)

Country Link
US (1) US6285619B1 (en)
EP (1) EP1232500B1 (en)
DE (1) DE60013168T2 (en)
TW (1) TW594767B (en)
WO (1) WO2001037284A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6809972B2 (en) * 2003-03-13 2004-10-26 Infineon Technologies Ag Circuit technique for column redundancy fuse latches
US6956784B1 (en) * 2004-08-03 2005-10-18 Analog Devices, Inc. Writable memory
US7276955B2 (en) * 2005-04-14 2007-10-02 Micron Technology, Inc. Circuit and method for stable fuse detection
DE102006019075B4 (en) * 2006-04-25 2008-01-31 Infineon Technologies Ag Integrated circuit for storing a date
US8194489B2 (en) * 2010-01-21 2012-06-05 International Business Machines Corporation Paired programmable fuses
KR20150123378A (en) * 2014-04-24 2015-11-04 에스케이하이닉스 주식회사 Semiconduct memory device and operating method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4592025A (en) * 1983-11-10 1986-05-27 Fujitsu Limited Information storing circuit using blown and unblown fuses
EP0591870A2 (en) * 1992-10-08 1994-04-13 Oki Electric Industry Co., Ltd. Improved fuse-programmable control circuit
DE4437698A1 (en) * 1994-10-21 1995-03-16 Hilmann Ruge Thomas Dipl Phys Structure for binary storage of data on integrated circuits by means of laser radiation and method for non-volatile data storage
GB2307320A (en) * 1995-11-18 1997-05-21 Motorola Inc Non-volatile memory cell and method of storing data therein
US5959445A (en) * 1995-09-29 1999-09-28 Intel Corporation Static, high-sensitivity, fuse-based storage cell

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5208775A (en) * 1990-09-07 1993-05-04 Samsung Electronics Co., Ltd. Dual-port memory device
US5550394A (en) * 1993-06-18 1996-08-27 Texas Instruments Incorporated Semiconductor memory device and defective memory cell correction circuit
JPH0877776A (en) * 1994-09-06 1996-03-22 Mitsubishi Electric Corp Semiconductor storage device
JP2710235B2 (en) * 1995-08-30 1998-02-10 日本電気株式会社 Defect relief judgment circuit
KR100258975B1 (en) * 1996-12-10 2000-06-15 윤종용 Semiconductor memory device
US5910921A (en) * 1997-04-22 1999-06-08 Micron Technology, Inc. Self-test of a memory device
US5898626A (en) * 1997-06-19 1999-04-27 Silicon Magic Corporation Redundancy programming circuit and system for semiconductor memory

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4592025A (en) * 1983-11-10 1986-05-27 Fujitsu Limited Information storing circuit using blown and unblown fuses
EP0591870A2 (en) * 1992-10-08 1994-04-13 Oki Electric Industry Co., Ltd. Improved fuse-programmable control circuit
DE4437698A1 (en) * 1994-10-21 1995-03-16 Hilmann Ruge Thomas Dipl Phys Structure for binary storage of data on integrated circuits by means of laser radiation and method for non-volatile data storage
US5959445A (en) * 1995-09-29 1999-09-28 Intel Corporation Static, high-sensitivity, fuse-based storage cell
GB2307320A (en) * 1995-11-18 1997-05-21 Motorola Inc Non-volatile memory cell and method of storing data therein

Also Published As

Publication number Publication date
TW594767B (en) 2004-06-21
EP1232500B1 (en) 2004-08-18
DE60013168D1 (en) 2004-09-23
EP1232500A1 (en) 2002-08-21
US6285619B1 (en) 2001-09-04
DE60013168T2 (en) 2005-08-11

Similar Documents

Publication Publication Date Title
US5325334A (en) Column redundancy circuit for a semiconductor memory device
US6456149B2 (en) Low current redundancy anti-fuse method and apparatus
EP0477369B1 (en) Semiconductor memory device
US8040748B2 (en) Quad SRAM based one time programmable memory
US5461587A (en) Row redundancy circuit and method for a semiconductor memory device with a double row decoder
US5485424A (en) Semiconductor memory and redundant-address writing method
US7333375B2 (en) Repair control circuit of semiconductor memory device with reduced size
US4998223A (en) Programmable semiconductor memory apparatus
US20020012270A1 (en) Semiconductor memory device for effecting erasing operation in block unit
EP0215485B1 (en) Semiconductor memory device
US5703816A (en) Failed memory cell repair circuit of semiconductor memory
US5434814A (en) Circuit for repairing defective read only memories with redundant NAND string
US5491444A (en) Fuse circuit with feedback disconnect
US5959904A (en) Dynamic column redundancy driving circuit for synchronous semiconductor memory device
US6285619B1 (en) Memory cell
KR100322538B1 (en) Redundancy circuit comprising latch cell
US6545920B2 (en) Defective address storage scheme for memory device
US5952845A (en) Semiconductor programmable test arrangement such as an antifuse ID circuit having common access switches and/or common programming switches
KR20020011848A (en) Semiconductor memory device with efficient redundancy operation
US5889414A (en) Programmable circuits
US5319599A (en) Redundancy circuit for semiconductor memory device
US6400620B1 (en) Semiconductor memory device with burn-in test function
US6337815B1 (en) Semiconductor memory device having redundant circuit
US6236241B1 (en) Redundant decoder having fuse-controlled transistor
KR950001731B1 (en) Low power fuse box and redundancy circuit thereof

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2000982054

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2000982054

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWG Wipo information: grant in national office

Ref document number: 2000982054

Country of ref document: EP