WO2001029981A1 - Wireless transceivers using two integrated filters to enhanc e dynamic range - Google Patents

Wireless transceivers using two integrated filters to enhanc e dynamic range Download PDF

Info

Publication number
WO2001029981A1
WO2001029981A1 PCT/US2000/041375 US0041375W WO0129981A1 WO 2001029981 A1 WO2001029981 A1 WO 2001029981A1 US 0041375 W US0041375 W US 0041375W WO 0129981 A1 WO0129981 A1 WO 0129981A1
Authority
WO
WIPO (PCT)
Prior art keywords
wireless receiver
recited
filter
internal
wireless
Prior art date
Application number
PCT/US2000/041375
Other languages
French (fr)
Inventor
Bernard C. Duggan
James R. Smillie
Original Assignee
Maxim Integrated Products, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Maxim Integrated Products, Inc. filed Critical Maxim Integrated Products, Inc.
Publication of WO2001029981A1 publication Critical patent/WO2001029981A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/10Frequency-modulated carrier systems, i.e. using frequency-shift keying
    • H04L27/14Demodulator circuits; Receiver circuits
    • H04L27/144Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements
    • H04L27/152Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements using controlled oscillators, e.g. PLL arrangements
    • H04L27/1525Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements using controlled oscillators, e.g. PLL arrangements using quadrature demodulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset
    • H04L2027/0028Correction of carrier offset at passband only
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0046Open loops

Definitions

  • the present invention relates to wireless transceiver systems.
  • the present invention teaches a receiver integrated circuit architecture utilizing monolithic receiver filters.
  • monolithic, or internal, receiver filters eliminates the need for external placement of receiver filters from wireless transceiver systems.
  • Radio communication methods at least for nonmilitary applications, have remained relatively unchanged since World War ⁇ , and the evolutionary improvements in consumer equipment mainly owes to the use of high-frequency discrete transistors, smaller passive components, and building block integrated circuits which improve the long term reliability and manufacturability of radio and TV receivers.
  • front-end radio architectures have evolved almost not at all. For example, integrated circuits have contributed digital volume-control, digital frequency-tuning, features to alleviate manual effort on the part of the user, but the RF and IF sections still contain discrete and passive components in rather conventional architectures.
  • a filter with this small a fractional passband does not exist.
  • a conventional RF bandpass filter which may or may not be tunable, will preselect an array of radio channels including the one of interest.
  • the other preselected channels are then removed at a lower intermediate-frequency (IF), by translating them in frequency with a downconversion mixer, and centering the desired channel within a bandpass filter at IF.
  • the other mixer input is a frequency-tunable local oscillator (LO), offset by IF from the desired channel.
  • LO local oscillator
  • the IF bandpass filter will select both the desired channel, and another image channel the mixer has translated to -IF.
  • the subsequent detector circuit will be unable to distinguish between the desired and the image channels, and therefore its output will be the result of the superposition of both.
  • the stopband of the preselect filter lies less than 2 x IF away from the desired channel it will attenuate the image, so only the desired channel will contribute energy at IF.
  • a high IF relaxes the prefilter passband specification, but it also means that the downconverted signal requires high-frequency amplifiers, which are usually power-inefficient.
  • the IF filter requires a smaller fractional passband. In such cases, following image rejection at this high IF, the channel may be selected after downconversion to a second, lower IF. In such a receiver, the first IF may actually lie at a higher frequency than the incoming RF to make image rejection easier.
  • Prior Art Figure 1 is a block diagram of a prior art transceiver 100, including a transceiver integrated circuit (IC) 102, external RLC filters 104 coupled to the transceiver IC 102, and an external bandpass filter (BPF) 106 coupled to the external RLC filters 104 and the transceiver IC 102.
  • IC transceiver integrated circuit
  • BPF bandpass filter
  • the RLC filters 104 and BPF are conventionally external to the transceiver IC because of scaling difficulties with this transceiver components.
  • the RLC 104 and BPF are both required to meet the flat band response and the group delay performance.
  • the present inventions meets the aforementioned needs by providing a monolithic wireless transceiver having integrated IF filters for RX and TX.
  • the present invention replaces the external filters with an internal RLC gyrator filter and an internal bandpass filter (BPF).
  • BPF bandpass filter
  • a wireless receiver integrated circuit having internal IF filters for RX is disclosed.
  • an RLC filter internal to the integrated circuit is coupled with an internal BPF.
  • the internal configuration of the IF filters prevent power dissipation by having higher impedance levels.
  • the configuration of the IF filters further increases the dynamic range to greater than 65dB, which is the maximum IF dynamic range under conventional practices.
  • a wireless receiver integrated circuit including an internal means for filtering IF signals.
  • the wireless receiver includes a first internal filter means for reducing a level of interfering signals, and a second internal filter means for further reducing interfering signals.
  • the first and second filters means are configured on the wireless receiver integrated circuit such that the first filter means reduces the level of interfering signals to within a dynamic range of the second filter.
  • the invention in yet another embodiment, relates to a wireless transceiver integrated circuit having a transmitter, and a wireless receiver having internal IF filters.
  • the wireless receiver includes an internal RLC gyrator filter, and an internal BPF coupled to the RLC gyrator filter.
  • the internal RLC gyrator filter allows the IF of the present invention to have a dynamic range greater than 80dB.
  • the RLC filter is used to limit the wanted signal.
  • the RLC also suppresses the unwanted signal to protect the complex BPF from being overdriven by a signal which would allow for the filter to remain within its linear operating region.
  • Prior Art Figure 1 is a schematic diagram of a wireless transceiver architecture requiring external bandpass filters (BPFs);
  • Figure 2 is a schematic diagram of a wireless receiver filter architecture utilizing monolithic receiver filters in accordance with one embodiment of the present invention
  • Figure 3a is a schematic diagram showing a theoretical equivalent passive RLC filter of the RLC gyrator filter of Figure 2;
  • Figure 3b is a schematic diagram showing one suitable internal RLC gyrator filter in accordance with another embodiment of the present invention.
  • Figure 4 is a schematic diagram illustrating a 2.4 GHz ISM wireless receiver architecture in accordance with yet another embodiment of the present invention.
  • Figure 5 is a graph showing the frequency response of the internal RLC gyrator filter utilized by one embodiment of the present invention.
  • Figure 6 is a graph showing the group delay of the internal Butterworth BPF, the internal RLC gyrator filter, and the overall group delay of another embodiment of the present invention.
  • Figure 7 is a graph showing the attenuation of the combined internal RLC gyrator filter and the internal Butterworth BPF in accordance with one aspect of the present invention. Disclosure of the Invention
  • FIG. 2 is a schematic diagram of a wireless receiver channel rejection filter architecture 200 in accordance with one embodiment of the present invention.
  • the wireless receiver architecture 200 includes a GM amplifier 202, an internal RLC gyrator filter 204, and an internal BPF 206.
  • the internal RLC gyrator 204 is coupled to the GM amplifier 202
  • the internal BPF 206 is coupled to the RLC gyrator 204.
  • the IF signal is received by the GM amplifier 202 and then passed on to the internal RLC gyrator filter 204.
  • the internal RLC gyrator filter 204 is utilized to reduce the level of interfering signals to within a dynamic range operable by the internal BPF 206.
  • the internal BPF 206 is then utilized to further reduce the interfering signals within the IF signal before the IF signal is passed onto a limiter.
  • FIG 3a is a schematic diagram showing a passive theoretical equivalent conventional passive RLC filter of the RLC gyrator filter of Figure 2.
  • the conventional passive RLC filter 300 includes a resistor 302, an inductor 304, and a capacitor 306 all coupled in parallel. It should be borne in mind that the conventional passive RLC filter 300 typically cannot be integrated.
  • FIG. 3b a schematic diagram showing one possible realization of the internal RLC gyrator filter 204 of Figure 2 in accordance with one embodiment of the present invention is shown.
  • the internal RLC gyrator filter 204 performs essentially the same function as the conventional passive RLC filter 300.
  • the RLC gyrator filter 204 utilized in the present invention can be integrated into a wireless receiver IC using gyrator techniques.
  • the internal RLC gyrator may take the form of a resistor 308, a first capacitor 310 coupled in parallel with the resistor 308, a second capacitor 312 coupled in parallel with the first capacitor 310, and a gyrator 314 coupled in series with the first capacitor 310 and the second capacitor 312.
  • the gyrator 314 serially coupled between the first capacitor 310 and the second capacitor 312 allows the IF of the wireless receiver to have a dynamic range that is greater than 80dB even though the BPF has a dynamic range of only 65dB.
  • FIG. 4 is a schematic diagram illustrating a 2.4 GHz ISM receiver architecture 400 in accordance with yet another embodiment of the present invention.
  • the wireless receiver architecture 400 includes an image reject downconverter 402, an internal RLC gyrator 204 coupled to the image reject downconverter 402, an internal RX 5 th order Butterworth BPF 206 coupled to the internal RLC gyrator 204, a limiter 404 coupled to the Butterworth BPF 206, a lowpass filter (LPF) coupled to the limiter 404, and an output buffer 408 coupled to the LPF 406.
  • the internal RLC gyrator 204 includes a first amplifier 410 coupled to the image reject downconverter 402, and a first BPF 412 coupled to the first amplifier 410.
  • the butterworth BPF 206 includes a second amplifier 414 coupled to the first BPF 412, and a second BPF coupled to the second amplifier 414 and the limiter 404.
  • the internal RLC gyrator filter 204 and subsequent limiter compensates for any gain variations.
  • the first amplifier 410 is overdriven by 15dB, which does not have any substantial detrimental effect apart from limited range lost from the reduction of the RSSI range.
  • FIG. 5 is a graph showing the frequency response of the internal RLC gyrator filter utilized by the present invention.
  • the graph illustrates the high selectivity of the internal RLC gyrator filter at the desired frequency of 5MHz.
  • the impedance is highest at the desired frequency of 5MHz and drops off sharply at other frequencies.
  • the effect the internal RLC gyrator filter has on the group delay is shown in Figure 6.
  • Figure 6 is a graph showing the group delay of the internal Butterworth BPF, the internal
  • the RLC gyrator filter and the overall group delay. As shown in the graph, the group delay of the internal Butterworth BPF 602 is opposed by the group delay of the internal RLC gyrator filter 604. The result is an overall group delay 606 which is essentially linear around the desired frequency.
  • Figure 7 is a graph showing the attenuation of the combined internal RLC gyrator filter and the internal Butterworth BPF. As can be seen from the graph, the dB attenuation tends toward zero at the desired frequency of 5MHz.

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Transceivers (AREA)
  • Superheterodyne Receivers (AREA)

Abstract

A monolithic wireless transceiver integrated circuit of the present invention includes an internal RLC filter (204) and an internal bandpass filter (206) coupled to the internal RLC filter (204). The use of internal IF filters by the present invention substantially reduces power dissipation caused from IF signals off chip using external IF filters. In addition, the present invention improves IC form factor and fabrication cost by eliminating the need for external IF filters which are typically made of materials beyond the capabilities of conventional low-power integrated filter technologies. Moreover, the present invention increases the dynamic range of an internal filter configuration to greater than 80dB.

Description

WIRELESS TRANSCEIVERS USING TWO INTEGRATED FILTERS TO ENHANCE
DYNAMIC RANGE
Description
Technical Field
The present invention relates to wireless transceiver systems. In particular, the present invention teaches a receiver integrated circuit architecture utilizing monolithic receiver filters. Among other advantages, the use of monolithic, or internal, receiver filters eliminates the need for external placement of receiver filters from wireless transceiver systems.
Background Art
The portable communications revolution is upon us today. It promises to empower individuals throughout the world by giving them low-cost access to information wherever they may be, thus allowing them to make informed decisions and to be more productive in business and at home, without necessarily being tied down to a physical location.
Were it not for the advent of the portable communications revolution, radio technique would almost certainly become a lost art. Radio communication methods, at least for nonmilitary applications, have remained relatively unchanged since World War π, and the evolutionary improvements in consumer equipment mainly owes to the use of high-frequency discrete transistors, smaller passive components, and building block integrated circuits which improve the long term reliability and manufacturability of radio and TV receivers. However, front-end radio architectures have evolved almost not at all. For example, integrated circuits have contributed digital volume-control, digital frequency-tuning, features to alleviate manual effort on the part of the user, but the RF and IF sections still contain discrete and passive components in rather conventional architectures.
To set the stage for further discussion, some of the unique problems of radio receivers and transmitters must be described. Unlike familiar wireline communications, the wireless environment accommodates essentially an unlimited number of users sharing different parts of the spectrum. As a consequence of this spectrum sharing, very strong signals often coexist next to very weak signals. The radio receiver must be able to select the signal of interest, while rejecting all others, and it must do so using less than perfect active and passive components. One important problem in receiver design is image-rejection. Image-rejection relates to the receiver's ability to select the desired signal from the array of signals occupying the spectrum. Ideally, this would be done with a tunable bandpass filter, whose center frequency could be positioned at will in the RF, and whose passband was one channel wide. However, a filter with this small a fractional passband does not exist. Instead, a conventional RF bandpass filter, which may or may not be tunable, will preselect an array of radio channels including the one of interest. The other preselected channels are then removed at a lower intermediate-frequency (IF), by translating them in frequency with a downconversion mixer, and centering the desired channel within a bandpass filter at IF. The other mixer input is a frequency-tunable local oscillator (LO), offset by IF from the desired channel. As the preselected band after downconversion will very likely occupy an interval greater than (0, IF) on the frequency-axis, the IF bandpass filter will select both the desired channel, and another image channel the mixer has translated to -IF. The subsequent detector circuit will be unable to distinguish between the desired and the image channels, and therefore its output will be the result of the superposition of both. However, if the stopband of the preselect filter lies less than 2 x IF away from the desired channel it will attenuate the image, so only the desired channel will contribute energy at IF. A high IF relaxes the prefilter passband specification, but it also means that the downconverted signal requires high-frequency amplifiers, which are usually power-inefficient. Further, the IF filter requires a smaller fractional passband. In such cases, following image rejection at this high IF, the channel may be selected after downconversion to a second, lower IF. In such a receiver, the first IF may actually lie at a higher frequency than the incoming RF to make image rejection easier.
As requirements for reduced receiver size increase, efforts to eliminate off-chip passive components grow. However, certain passive inductors, capacitors, and resistors can not be eliminated or scaled down. Thus, they conventionally remain off-chip. Prior Art Figure 1 is a block diagram of a prior art transceiver 100, including a transceiver integrated circuit (IC) 102, external RLC filters 104 coupled to the transceiver IC 102, and an external bandpass filter (BPF) 106 coupled to the external RLC filters 104 and the transceiver IC 102. As discussed above, the RLC filters 104 and BPF are conventionally external to the transceiver IC because of scaling difficulties with this transceiver components. Moreover, the RLC 104 and BPF are both required to meet the flat band response and the group delay performance.
Conventional transceivers require a high-Q, low-noise, low-distortion bandpass IF filter which is well beyond the capabilities of conventional low-power integrated filter technologies. As a result, external high-Q passive filters are generally used, as shown in Prior Art Figure 1. Typically these filters are SAW filters, ceramic filters, or LC filters. Because of the frequencies involved and the package parasitics usually present, considerable power dissipation is involved in taking IF signals off chip into these devices. Moreover, even if internal filters are utilized, they conventionally only allow a dynamic range of about 65dB. But, WLAN requires a dynamic range of greater than 80dB.
Accordingly, there exist a need for improved integration of RF transceivers, with resulting further improvements in power dissipation, form factor, and cost. Furthermore, there exist a need for an internal filter configuration having a dynamic range much higher than 65dB, which is the conventional maximum.
Summary of the Invention
The present inventions meets the aforementioned needs by providing a monolithic wireless transceiver having integrated IF filters for RX and TX. The present invention replaces the external filters with an internal RLC gyrator filter and an internal bandpass filter (BPF).
In one embodiment of the present invention, a wireless receiver integrated circuit having internal IF filters for RX is disclosed. In this embodiment, an RLC filter internal to the integrated circuit is coupled with an internal BPF. The internal configuration of the IF filters prevent power dissipation by having higher impedance levels. Moreover, the configuration of the IF filters further increases the dynamic range to greater than 65dB, which is the maximum IF dynamic range under conventional practices.
In another embodiment, a wireless receiver integrated circuit including an internal means for filtering IF signals is disclosed. The wireless receiver includes a first internal filter means for reducing a level of interfering signals, and a second internal filter means for further reducing interfering signals. The first and second filters means are configured on the wireless receiver integrated circuit such that the first filter means reduces the level of interfering signals to within a dynamic range of the second filter.
In yet another embodiment, the invention relates to a wireless transceiver integrated circuit having a transmitter, and a wireless receiver having internal IF filters. The wireless receiver includes an internal RLC gyrator filter, and an internal BPF coupled to the RLC gyrator filter. The internal RLC gyrator filter allows the IF of the present invention to have a dynamic range greater than 80dB.
To achieve the dynamic range enhancement required by wireless transceivers using internal filters, the RLC filter is used to limit the wanted signal. The RLC also suppresses the unwanted signal to protect the complex BPF from being overdriven by a signal which would allow for the filter to remain within its linear operating region.
These unwanted signals in the RLC must not cause any distortion when suppressed. This is achieved by driving current into a parallel RLC filter. The Q of this filter is set to achieve the dynamic range enhancement required in the BPF. The RLC also equalizes the Group Delay of the BPF to achieve the system requirements of 4L-FSK.
Brief Description of the Drawings These and other advantages of the present invention will become apparent to those skilled in the art upon a reading of the following descriptions and a study of the various figures of the drawings, wherein:
Prior Art Figure 1 is a schematic diagram of a wireless transceiver architecture requiring external bandpass filters (BPFs);
Figure 2 is a schematic diagram of a wireless receiver filter architecture utilizing monolithic receiver filters in accordance with one embodiment of the present invention;
Figure 3a is a schematic diagram showing a theoretical equivalent passive RLC filter of the RLC gyrator filter of Figure 2;
Figure 3b is a schematic diagram showing one suitable internal RLC gyrator filter in accordance with another embodiment of the present invention;
Figure 4 is a schematic diagram illustrating a 2.4 GHz ISM wireless receiver architecture in accordance with yet another embodiment of the present invention;
Figure 5 is a graph showing the frequency response of the internal RLC gyrator filter utilized by one embodiment of the present invention;
Figure 6 is a graph showing the group delay of the internal Butterworth BPF, the internal RLC gyrator filter, and the overall group delay of another embodiment of the present invention; and
Figure 7 is a graph showing the attenuation of the combined internal RLC gyrator filter and the internal Butterworth BPF in accordance with one aspect of the present invention. Disclosure of the Invention
Prior Art Figure 1 was discussed in terms of the prior art. A preferred embodiment of the present invention will now be described with reference to Figure 2. Figure 2 is a schematic diagram of a wireless receiver channel rejection filter architecture 200 in accordance with one embodiment of the present invention. The wireless receiver architecture 200 includes a GM amplifier 202, an internal RLC gyrator filter 204, and an internal BPF 206. The internal RLC gyrator 204 is coupled to the GM amplifier 202, and the internal BPF 206 is coupled to the RLC gyrator 204.
The IF signal is received by the GM amplifier 202 and then passed on to the internal RLC gyrator filter 204. The internal RLC gyrator filter 204 is utilized to reduce the level of interfering signals to within a dynamic range operable by the internal BPF 206. The internal BPF 206 is then utilized to further reduce the interfering signals within the IF signal before the IF signal is passed onto a limiter. Previously it was considered that both the RLC filter and the BPF had to have a flat gain response (ldB points @ +/-lMHz). However, this criteria was eliminated in the present invention by utilizing the internal RLC gyrator filter 204 and a subsequent limiter, which compensates for any gain variations caused by the active components. For in-band signals the Gm-RLC is overdriven by 15dB, which does not have any substantial detrimental effect apart from limited RSSI loss of range.
Figure 3a is a schematic diagram showing a passive theoretical equivalent conventional passive RLC filter of the RLC gyrator filter of Figure 2. The conventional passive RLC filter 300 includes a resistor 302, an inductor 304, and a capacitor 306 all coupled in parallel. It should be borne in mind that the conventional passive RLC filter 300 typically cannot be integrated.
Turning next to Figure 3b, a schematic diagram showing one possible realization of the internal RLC gyrator filter 204 of Figure 2 in accordance with one embodiment of the present invention is shown. The internal RLC gyrator filter 204 performs essentially the same function as the conventional passive RLC filter 300. However, the RLC gyrator filter 204 utilized in the present invention can be integrated into a wireless receiver IC using gyrator techniques. The internal RLC gyrator may take the form of a resistor 308, a first capacitor 310 coupled in parallel with the resistor 308, a second capacitor 312 coupled in parallel with the first capacitor 310, and a gyrator 314 coupled in series with the first capacitor 310 and the second capacitor 312. The gyrator 314 serially coupled between the first capacitor 310 and the second capacitor 312 allows the IF of the wireless receiver to have a dynamic range that is greater than 80dB even though the BPF has a dynamic range of only 65dB.
Figure 4 is a schematic diagram illustrating a 2.4 GHz ISM receiver architecture 400 in accordance with yet another embodiment of the present invention. The wireless receiver architecture 400 includes an image reject downconverter 402, an internal RLC gyrator 204 coupled to the image reject downconverter 402, an internal RX 5th order Butterworth BPF 206 coupled to the internal RLC gyrator 204, a limiter 404 coupled to the Butterworth BPF 206, a lowpass filter (LPF) coupled to the limiter 404, and an output buffer 408 coupled to the LPF 406. The internal RLC gyrator 204 includes a first amplifier 410 coupled to the image reject downconverter 402, and a first BPF 412 coupled to the first amplifier 410. The butterworth BPF 206 includes a second amplifier 414 coupled to the first BPF 412, and a second BPF coupled to the second amplifier 414 and the limiter 404.
The internal RLC gyrator filter 204 and subsequent limiter compensates for any gain variations. For in-band signals the first amplifier 410 is overdriven by 15dB, which does not have any substantial detrimental effect apart from limited range lost from the reduction of the RSSI range.
The electrical characteristics of the monolithic filters of the ISM receiver architecture 400 of Figure 4 are shown in Figures 5-9. Figure 5 is a graph showing the frequency response of the internal RLC gyrator filter utilized by the present invention. The graph illustrates the high selectivity of the internal RLC gyrator filter at the desired frequency of 5MHz. As can be seen from the graph, the impedance is highest at the desired frequency of 5MHz and drops off sharply at other frequencies. The effect the internal RLC gyrator filter has on the group delay is shown in Figure 6.
Figure 6 is a graph showing the group delay of the internal Butterworth BPF, the internal
RLC gyrator filter, and the overall group delay. As shown in the graph, the group delay of the internal Butterworth BPF 602 is opposed by the group delay of the internal RLC gyrator filter 604. The result is an overall group delay 606 which is essentially linear around the desired frequency.
Figure 7 is a graph showing the attenuation of the combined internal RLC gyrator filter and the internal Butterworth BPF. As can be seen from the graph, the dB attenuation tends toward zero at the desired frequency of 5MHz. Although only a few embodiments of the present invention have been described in detail herein, it should be understood that the present invention could be embodied in many other specific forms without departing from the spirit or scope of the invention.
Therefore, the present examples and embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope of the appended claims.

Claims

Claims I claim:
1. A wireless receiver formed at least in part on an integrated circuit, the wireless receiver comprising: an RLC filter that is internal to the integrated circuit; and a bandpass filter (BPF) that is internal to the integrated circuit, the internal BPF being coupled with the internal RLC filter, wherein the internal filters are configured so as to achieve a dynamic range greater than 80dB.
2. A wireless receiver as recited in claim 1 , wherein the internal RLC filter is a RLC gyrator filter.
3. A wireless receiver as recited in claim 1 , further comprising an internal limiter coupled with the internal bandpass filter.
4. A wireless receiver as recited in claim 3, further comprising an internal lowpass filter coupled with the internal limiter filter.
5. A wireless receiver as recited in claim 1, wherein a group delay ripple of the RLC filter and the bandpass filter suitable for 4L-FSK is less than 150nS.
6. A wireless receiver as recited in claim 1 , wherein the wireless receiver has an I.F. dynamic range that is greater than 80dB.
7. A wireless receiver as recited in claim 1 , wherein the wireless receiver has an I.F. dynamic range that is greater than 85dB.
8. A wireless receiver as recited in claim 7, wherein the RLC filter generates a negative phase delay ripple, the RLC filter configured such that the RLC negative phase delay ripple acts as an equalizer for the BPF phase ripple.
9. A wireless receiver as recited in claim 1 , wherein the RLC filter is overdriven by 15dB.
10. A wireless receiver as recited in claim 1, wherein the wireless receiver is one component of a transceiver formed at least in part on the integrated circuit.
11. A wireless receiver as recited in claim 1 , wherein the wireless receiver is suitable for FHSS applications utilizing a 2.4GHz Industrial, Scientific, and Medical (ISM) frequency band.
12. A wireless receiver as recited in claim 1, wherein the wireless receiver is operable on a UHF band.
13. A wireless receiver as recited in claim 1 , wherein the wireless receiver is suitable for use in a cellular phone.
14. A wireless receiver as recited in claim 1, wherein the wireless receiver is suitable for use in a digital phone.
15. A wireless receiver as recited in claim 1, wherein the wireless receiver is suitable for use in a wireless radio.
16. A wireless receiver as recited in claim 10, wherein the transceiver is operable as a WLAN transceiver utilizing a 2.5GHz frequency band.
17. A wireless receiver as recited in claim 1, wherein the internal filters are configured so as to achieve a dynamic range greater than 70dB.
18. A wireless receiver as recited in claim 1, wherein the internal filters are configured so as to achieve a dynamic range greater than 80dB.
19. A wireless receiver formed at least in part on an integrated circuit, the wireless receiver comprising: a first filter means for reducing a level of interfering signals, wherein the first filter means is internal to the integrated circuit; and a second filter means for further reducing the level of the interfering signals, wherein the second filter means is internal to the integrated circuit, wherein the first filter means reduces the level of interfering signals to within a dynamic range of the second filter means.
20. A wireless receiver as recited in claim 19, wherein the first filter means is a RLC gyrator filter.
21. A wireless receiver as recited in claim 19, further comprising an limiter means for compensating for gain variations from the first filter means and the second filter means, the limiter means being coupled with the second filter means.
22. A wireless receiver as recited in claim 21, further comprising an intemal third filter means for further reducing gain variations from the internal limiter means, the third filter means being coupled with the limiter means.
23. A wireless receiver as recited in claim 19, wherein a group delay ripple of the first filter means and the second filter means is less than 150nS.
24. A wireless receiver as recited in claim 19, wherein the wireless receiver has an I.F. dynamic range that is greater than 80dB.
25. A wireless receiver as recited in claim 19, wherein the wireless receiver has an I.F. dynamic range that is greater than 85dB.
26. A wireless receiver as recited in claim 25, wherein the first filter means generates a negative phase delay ripple, the first filter means configured such that the negative phase delay ripple acts as an equalizer for the second filter phase ripple.
27. A wireless receiver as recited in claim 19, wherein the first filter means is overdriven by 15dB.
28. A wireless receiver as recited in claim 19, wherein the wireless receiver is one component of a transceiver formed at least in part on the integrated circuit.
29. A wireless receiver as recited in claim 19, wherein the wireless receiver is suitable for FHSS applications utilizing a 2.4GHz Industrial, Scientific, and Medical (ISM) frequency band.
30. A wireless receiver as recited in claim 19, wherein the wireless receiver is operable on a UHF band.
31. A wireless receiver as recited in claim 19, wherein the wireless receiver is suitable for use in a cellular phone.
32. A wireless receiver as recited in claim 19, wherein the wireless receiver is suitable for use in a digital phone.
33. A wireless receiver as recited in claim 19, wherein the wireless receiver is suitable for use in a wireless radio.
34. A wireless receiver as recited in claim 28, wherein the transceiver is operable as a WLAN transceiver utilizing a 2.5GHz frequency band.
35. A wireless transceiver, comprising: a transmitter; and a wireless receiver formed at least in part on an integrated circuit, the wireless receiver including: an RLC gyrator filter that is internal to the integrated circuit; and a bandpass filter (BPF) that is internal to the integrated circuit, the internal
BPF being coupled with the internal RLC gyrator filter.
36. A wireless transceiver as recited in claim 35, further comprising an internal limiter coupled with the internal bandpass filter.
37. A wireless transceiver as recited in claim 36, further comprising an internal lowpass filter coupled with the internal limiter.
38. A wireless transceiver as recited in claim 35, wherein a group delay ripple cf the RLC gyrator filter and the bandpass filter is less than 150nS.
39. A wireless transceiver as recited in claim 35, wherein the wireless receiver has an I.F. dynamic range that is greater than 80dB.
40. A wireless transceiver as recited in claim 35, wherein the wireless receiver has an
I.F. dynamic range that is greater than 85dB.
41. A wireless transceiver as recited in claim 40, wherein the RLC gyrator filter generates a negative phase delay ripple, the RLC gyrator filter configured such that the RLC negative phase delay ripple acts as an equalizer for the BPF phase ripple.
42. A wireless transceiver as recited in claim 35, wherein the RLC gyrator filter is overdriven by 15dB.
43. A wireless transceiver as recited in claim 35, wherein the wireless receiver is suitable for FHSS applications utilizing a 2.4GHz Industrial, Scientific, and Medical (ISM) frequency band.
44. A wireless transceiver as recited in claim 35, wherein the wireless receiver is operable on a UHF band.
45. A wireless transceiver as recited in claim 35, wherein the wireless receiver is suitable for use in a cellular phone.
46. A wireless transceiver as recited in claim 35, wherein the wireless receiver is suitable for use in a digital phone.
47. A wireless transceiver as recited in claim 35, wherein the wireless receiver is suitable for use in a wireless radio.
48. A wireless transceiver as recited in claim 35, wherein the transceiver is operable as a WLAN transceiver utilizing a 2.5GHz frequency band.
PCT/US2000/041375 1999-10-20 2000-10-20 Wireless transceivers using two integrated filters to enhanc e dynamic range WO2001029981A1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US16056499P 1999-10-20 1999-10-20
US60/160,564 1999-10-20
US66063400A 2000-09-13 2000-09-13
US09/660,634 2000-09-13

Publications (1)

Publication Number Publication Date
WO2001029981A1 true WO2001029981A1 (en) 2001-04-26

Family

ID=26856995

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/US2000/041418 WO2001029978A1 (en) 1999-10-20 2000-10-20 High linearity fm demod for a 4fsk wlan transceiver
PCT/US2000/041375 WO2001029981A1 (en) 1999-10-20 2000-10-20 Wireless transceivers using two integrated filters to enhanc e dynamic range

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/US2000/041418 WO2001029978A1 (en) 1999-10-20 2000-10-20 High linearity fm demod for a 4fsk wlan transceiver

Country Status (1)

Country Link
WO (2) WO2001029978A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103428131B (en) * 2013-09-03 2016-08-17 天津七一二通信广播有限公司 A kind of DC component and computational methods of decision threshold in DMR communicates
CN107454615B (en) * 2017-07-19 2020-05-19 中国移动通信集团福建有限公司 Set top box double-wifi control method
CN117279042A (en) * 2023-11-22 2023-12-22 武汉理工大学 Method for realizing bidirectional communication between FSK chip and wireless router

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4580289A (en) * 1981-12-30 1986-04-01 Motorola, Inc. Fully integratable superheterodyne radio receiver utilizing tunable filters
US5020147A (en) * 1988-04-26 1991-05-28 Sony Corporation FM/AM broadcast signal converter
US5355524A (en) * 1992-01-21 1994-10-11 Motorola, Inc. Integrated radio receiver/transmitter structure
US5548831A (en) * 1992-06-26 1996-08-20 U.S. Philips Corporation FM Receiver having multiple IF stages
US6112065A (en) * 1997-11-14 2000-08-29 Ericsson Inc. Low to higher if conversion for active filtered limited IF systems

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4471312A (en) * 1981-06-02 1984-09-11 Texas Instruments Incorporated Integrated circuit demodulator for FSK signals
US5477150A (en) * 1990-10-24 1995-12-19 Hendry Mechanical Works Electric arc and radio frequency spectrum detection
US5452327A (en) * 1993-12-28 1995-09-19 Unisys Corporation Programmable randomly tunable digital demodulator
US6137353A (en) * 1998-06-29 2000-10-24 Philips Electronics North America Corporation Linearized integrated FM demodulator using a plurality of cascaded all-pass filters or a bessel filter

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4580289A (en) * 1981-12-30 1986-04-01 Motorola, Inc. Fully integratable superheterodyne radio receiver utilizing tunable filters
US5020147A (en) * 1988-04-26 1991-05-28 Sony Corporation FM/AM broadcast signal converter
US5355524A (en) * 1992-01-21 1994-10-11 Motorola, Inc. Integrated radio receiver/transmitter structure
US5548831A (en) * 1992-06-26 1996-08-20 U.S. Philips Corporation FM Receiver having multiple IF stages
US6112065A (en) * 1997-11-14 2000-08-29 Ericsson Inc. Low to higher if conversion for active filtered limited IF systems

Also Published As

Publication number Publication date
WO2001029978A1 (en) 2001-04-26

Similar Documents

Publication Publication Date Title
US6429733B1 (en) Filter with controlled offsets for active filter selectivity and DC offset control
US6983132B2 (en) Multi-band RF receiving method and apparatus in mobile communication system
EP1665557B1 (en) System and method for filtering signals in a transceiver
US8644786B2 (en) Receiver apparatus having filters implemented using frequency translation techniques
US8606211B2 (en) High dynamic range receiver front-end with Q-enhancement
US6134427A (en) Using a single low-noise amplifier in a multi-band wireless station
JPH06224644A (en) Semiconductor device
WO2006097835A2 (en) Transferred-impedance filtering in rf receivers
US6184747B1 (en) Differential filter with gyrator
US8538367B2 (en) Buffer circuit with integrated loss canceling
CN111758218A (en) Electronic RF filter
KR20210131874A (en) Radio frequency circuit and communication device
WO2001029981A1 (en) Wireless transceivers using two integrated filters to enhanc e dynamic range
JP2000307452A (en) High-frequency composite component and portable radio equipment using same
US6992545B2 (en) GPS low noise amplifier unit, duplex filter unit and GPS-cellular hand-set
US7486338B1 (en) Fully integrated terrestrial TV tuner architecture
US20050130602A1 (en) [wireless transmitting/receiving circulator circuit]
JP4963376B2 (en) Bandpass filter network and method for bandpass filtering a signal using a plurality of acoustic resonators
US7155195B2 (en) Input and output filtering system for a direct conversion receiver
WO2000019623A1 (en) Using a single side band mixer to reject image signals in a wireless station
EP1536557B1 (en) Intermediate frequency circuit
Alinikula et al. Microwave active filters for wireless applications: systems approach
JPH11168340A (en) Filter
Anemogiannis et al. Cordless phone system architectures based on SAW filters
US6754480B1 (en) Baseband analog circuit with improved noise characteristics

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CA JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP