WO2001018659A1 - Remote event handling in a packet network - Google Patents
Remote event handling in a packet network Download PDFInfo
- Publication number
- WO2001018659A1 WO2001018659A1 PCT/IL2000/000541 IL0000541W WO0118659A1 WO 2001018659 A1 WO2001018659 A1 WO 2001018659A1 IL 0000541 W IL0000541 W IL 0000541W WO 0118659 A1 WO0118659 A1 WO 0118659A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- entries
- packet
- management
- network
- management entity
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/66—Arrangements for connecting between networks having differing types of switching systems, e.g. gateways
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
- H04L1/0063—Single parity check
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/02—Standardisation; Integration
- H04L41/0213—Standardised network management protocols, e.g. simple network management protocol [SNMP]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/06—Management of faults, events, alarms or notifications
- H04L41/0604—Management of faults, events, alarms or notifications using filtering, e.g. reduction of information by using priority, element types, position or time
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/30—Flow control; Congestion control in combination with information about buffer occupancy at either end or at transit nodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L2001/0092—Error control systems characterised by the topology of the transmission link
Definitions
- the present invention relates generally to packet-based computer systems and networks, and specifically to methods and devices for handling events in a packet-based system.
- the central processing unit In current-generation computers, the central processing unit (CPU) is connected to the system memory and to peripheral devices by a parallel bus, such as the ubiquitous Peripheral Component Interface (PCI) bus.
- PCI Peripheral Component Interface
- the parallel bus As data path-widths grow, and clock speeds become faster, however, the parallel bus is becoming too costly and complex to keep up with system demands.
- I/O serial input/output
- NGIO Next Generation I/O
- FIO Fluture I/O
- SAN Storage Area Networks
- SNMP Simple Network Management Protocol
- RRC Request for Comments
- SNMP also includes "trap” operations, for response to exceptional network events.
- a network element that detects an exceptional event sends a trap packet to a designated network manager, which is typically programmed to record the event and/or to take other appropriate action.
- SMP Subnet Management Packet
- FMP Fabric Management Packet
- a network entity is configured to receive and record events of multiple different types
- the network entity comprises a network interface unit, such as a bridge device that links a host or peripheral device to a network, such as an InfiniBand fabric.
- the network entity may comprise a switch or substantially any other device in or linked to the network
- the events may be internal to the network entity, or they may comprise events detected on the network or events, such as interrupts, generated by the host or peripheral device linked to the network interface unit As the events occur, they are recorded in pre-assigned fields of a cause register of the network entity
- the network entity sends a management packet to a management entity.
- the management entity comprises a fabric manager or subnet manager within the network Alternatively, the management entity may comprise a host or other device connected to the network
- the management packet conveys the contents of the cause register
- the cause register is then cleared only after the network entity has ascertained that the packet has reached the management entity
- the network entity authorizes the management entity to begin processing the events only after all of the events in the cause register have been reported, and the cause register has been cleared
- management packets are conveyed over high-priority, unreliable channels, as is known in the art.
- the management entity When the management entity receives a management packet, it returns an acknowledgment packet, echoing the events reported in the management packet. Upon receiving the acknowledgment packet, the network entity clears all of the events in the cause register that are echoed in the acknowledgment packet. When the entire cause register is cleared, the network entity notifies the management entity that it can begin processing the reported events. Otherwise, if any entries in the cause register remain uncleared (typically due to further events that occurred while the network entity was waiting for the acknowledgment packet), the network entity sends another management packet reporting the further events and awaits another acknowledgment. This process continues until the entire cause register is finally cleared.
- a reliable channel through the network is assigned for delivery of packets reporting events and their causes.
- the network entity maintains a queue of event-reporting packets, corresponding to a stack in which the events received by the network entity are entered.
- the packets are sent as remote direct memory access (RDMA) packets to a virtual address at a remote node of the network associated with the management entity.
- RDMA remote direct memory access
- a memory buffer is created at the remote node with a history of some or all of the events that were encountered by the network entity. This history is useful in system debug and error logging, for example.
- a device adapted for communication over a network, including: a cause register, having event entries corresponding respectively to different types of events encountered by the device; and event servicing circuitry, adapted to set one or more of the entries responsive to occurrence of one or more of the events of the corresponding types, and to send a management packet over the network to a management entity, notifying the management entity of the entries in the cause register, and to clear the entries in the cause register only upon receiving an assurance that the management entity has been notified thereof, thereby ensuring that the events are serviced.
- the circuitry includes a central processing unit (CPU).
- the assurance received by the circuitry includes an acknowledgment packet sent to the device by the management entity.
- the circuitry is programmed such that when the acknowledgment packet is not received within a predetermined time limit, the circuitry re-sends the management packet to the management entity.
- the management packet includes a payload listing the entries in the cause register, and the acknowledgment packet echoes the listing of the entries.
- the circuitry is adapted to clear the entries in the cause register responsive to the listing of the entries echoed in the acknowledgment packet, such that any of the entries that are not echoed are not cleared.
- the circuitry is adapted to send a further management packet over the network to the management entity, listing the entries that have not been cleared.
- the circuitry is adapted to receive a further acknowledgment packet from the management entity echoing the entries listed in the further management packet, and to clear the listed entries responsive to the further management packet.
- the cause register includes a consolidated cause register, regarding whose contents the circuitry notifies the management entity in the management packet, and a plurality of subsidiary cause registers, containing subsidiary entries corresponding to details of the events of the different types in the consolidated cause register.
- the management entity is enabled to access the subsidiary entries after the circuitry has received the assurance that the management entity has been notified of the entries in the consolidated cause register.
- the network includes a switch fabric, and the management entity includes a fabric manager.
- the switch fabric includes an InfiniBand fabric.
- the device includes a switch for communicating with the network, wherein at least one of the entries in the register corresponds to a type of event associated with the switch.
- the circuitry includes a mask, having mask entries corresponding to the event entries of the cause register, wherein the mask entries are configurable to on and off settings, and wherein the circuitry is adapted to send the management packet responsive to the occurrence of a given one of the events only if the corresponding mask entry is configured to the on setting
- the device includes an adapter for linking a parallel bus to the network, wherein at least one of the entries in the register corresponds to a type of event associated with the parallel bus
- the parallel bus includes a Peripheral Component Interface (PCI) bus
- a method for handling events including receiving notification of an occurrence of an event of a given type, among a plurality of different types of events, responsive to the notification, setting an entry corresponding to the given type of event in a cause register, which includes a plurality of entries corresponding respectively to the plurality of types of events, sending a management packet over a network to a management entity, notifying the entity of the type of the event responsive to the entry set in the cause register, and clearing the entry set in the cause register only upon receiving an assurance that the management entity has been notified thereof, thereby ensuring that the event is serviced
- a bridge device including a bus adapter, which is configured to link a parallel bus to a packet network, and event servicing circuitry, adapted to receive a notification of occurrence of at least one type of bus event on the parallel bus, and to send a management packet over the network to a network management entity, notifying the management entity of the bus event
- a method for handling events including providing a communication bridge between a parallel bus and a packet network, receiving notification of an occurrence of at least one type of bus event on the parallel bus, and responsive to the notification, sending a management packet over the network to a network management entity, notifying the management entity of the bus event
- Fig 2 is a flow chart that schematically illustrates a method for event reporting in the system of Fig 1, in accordance with a preferred embodiment of the present invention
- Fig. 3 is a message flow diagram exemplifying the method of Fig 2
- Fig 1 is a block diagram that schematically illustrates a network system 20 with remote event delivery, in accordance with a preferred embodiment of the present invention
- a bridge device 26 serves as a network interface unit, linking a parallel bus 22 to a switching fabric 24, preferably an InfiniBand fabric Bus 22 preferably comprises a Peripheral Component Interface (PCI) bus, as is known in the art, serving bus devices 28, typically input/output (I/O) and/or host devices
- PCI Peripheral Component Interface
- serving bus devices 28 typically input/output (I/O) and/or host devices
- bridge device 26 may be used in conjunction with other types of buses and bus devices
- event handling functions similar to those of bridge device 26, as described hereinbelow may be carried out by substantially any entity capable of communicating over fabric 24
- Bridge device 26 preferably comprises a target channel adapter (TCA) 30
- TCA target channel adapter
- the TCA receives bus cycles on bus 22 and converts the cycles to packets for transmission over fabric 24, and likewise receives packets from the network and converts them to cycles on the bus
- the TCA is coupled to fabric 24 by a switch 32 or other suitable interface device
- TCA 30 receives events from a variety of sources, including switch 32 (along with the ports of the switch coupled to fabric 24), bus 22, and internal events in the TCA itself
- switch 32 (along with the ports of the switch coupled to fabric 24), bus 22, and internal events in the TCA itself
- the switch might report a link or cyclic redundancy check (CRC) error or a queue overflow, while one of its ports might report that it has reached a certain preset packet count.
- CRC cyclic redundancy check
- events received by the TCA could include interrupts set by devices 28 on the bus, as well as bus errors, such as invalid addresses or failures by target devices on the bus to acknowledge bus cycles addressed to them
- bus errors such as invalid addresses or failures by target devices on the bus to acknowledge bus cycles addressed to them
- a trap packet reporting the bus-related error may be sent over fabric 24, in addition to whatever response is returned on the bus according to PCI convention
- Fig 2 is a flow chart that schematically illustrates a method of event handling implemented by device 26, in accordance with a preferred embodiment of the present invention
- the method begins at an event step 40, wherein TCA 30 receives notification of an event from any of the sources mentioned above Depending on the type of event, the TCA sets an appropriate flag or field in a consolidated cause register 34, at a bit setting step 42
- Each bit in register 34 is associated with a different, predefined event type
- the consolidated cause register includes two bits for each of the hardware elements of device 26, in order to allow two different interrupt priority levels
- device 26 includes additional, subsidiary registers 39, which hold detailed information with regard to the different types of events to which the consolidated cause register may refer
- an interrupt is sent to a fabric service agent (FSA) 36 in device 26
- FSA fabric service agent
- the FSA is typically a process that runs either on an embedded central processing unit (CPU) in device 26 or on an external CPU
- the FSA may comprise dedicated hardware circuits, or a combination of hardware and software elements
- the interrupt is masked by a software-configurable event mask, so that only certain event types will generate the interrupt to the FSA
- the mask enables an operator of system 20 to determine which events require immediate management attention, and which do not
- the mask may be used to determine whether TCA 30 will respond to a PCI bus error that it encounters by sending a trap packet to fabric manager 34, or will limit its response to the conventional bus error response sent over bus 22
- FSA 36 In response to the interrupt, FSA 36 generates a network management packet, at a packet transmission step 44
- the management packet typically comprises a Subnet Management Packet (SMP) or a Fabric Management Packet (FMP) Following SNMP convention, such management packets are referred to generally hereinbelow as trap packets
- SMP Subnet Management Packet
- FMP Fabric Management Packet
- the trap packet is sent through fabric 24 to a fabric manager 38, as indicated by a local identifier (LID) address of the fabric manager used by the FSA for this purpose
- the fabric manager comprises a process, such as an InfiniBand Subnet Manager, running on a CPU that is associated with an entity inside or at the edge of fabric 24
- FSA 36 can be programmed to send its trap packets to substantially any other suitable host, such as a CPU on another parallel bus that is linked to the network by another bridge device (not shown), for example
- FSA 36 preferably sends the trap packet over a high-priority, unreliable channel through fabric 24 The FSA thus has no a priori assurance that the packet will actually reach its destination
- the FSA preferably waits to receive an acknowledgment packet from the fabric manager If the acknowledgment is not received within a predetermined time limit, FSA 36 preferably re-sends the trap packet If there is still no acknowledgment received after a preset number of re-sends, the FSA gives up its attempt to send the packet Under these conditions, device 26 preferably halts operation and waits for operator or management attention, or else attempts to send a notification to a specified address that a system problem exists
- the trap packet sent by FSA 36 includes the contents of consolidated cause register 34 in its payload
- fabric manager 38 When fabric manager 38 receives the trap packet, it responds by sending a trap acknowledgment back to device 26, at an acknowledgment step 46
- the acknowledgment packet echoes in its payload the same cause register contents as were sent by the FSA in the trap packet
- the cause register echo in the acknowledgment packet is compared to the current contents of cause register 34 All bits that are set in the echo are cleared in the actual cause register If no new events have been entered in the cause register since the trap packet was sent, the echo will exactly match the cause register, so that all of the bits in the cause register will be cleared On the other hand, if any new events have occurred in the interim, there may be bits set in the cause register that are not cleared by the echo in the acknowledgment packet
- FSA 36 checks cause register 34 to determine whether all of the bits have been cleared by the acknowledgment packet If some bits are still set, the process returns to step 44, and a new trap packet is sent to fabric manager 38
- the payload of the new trap packet again includes the contents of consolidated cause register 34 Steps 46, 48 and 50 are repeated, continuing the entire cycle until all of the bits in the consolidate cause register are finally cleared Only when this condition is satisfied does FSA 36 allow fabric manager 38 to proceed with handling the events indicated by the consolidated cause register (including the events reported in all of the successive iterations through steps 44, 46, 48 and 50) At this point, the fabric manager requests and receives whatever detailed data it needs from subsidiary cause registers 39 for the purpose of event processing
- the method of Fig 2 solves the problem of both trap packets and acknowledgment packets getting lost on unreliable connections It assures that FSA 36 and fabric manager 38 will eventually converge, regardless of number of trap packets/acknowledgments lost in the fabric
- Fig 3 is a message flow diagram giving an example of the operation of the method of Fig 2 Initially, two events are generated in device 26, such that consolidated cause register 34 contains the bit pattern ⁇ 0,0,1, 0,0,0, 1, 0> This pattern is sent in a trap packet to fabric manager 38 and is echoed by the fabric manager in a payload 66 of its acknowledgment packet In the meanwhile, however, an additional event has been recorded by device 26, giving a bit pattern of 0,0,1,1,0,0, 1, 0> in consolidated cause register 34 Therefore, after the bits in the consolidated cause register are cleared, using the bit pattern of acknowledgment payload 66, the cause register still contains a non-zero bit pattern of 0,0,0, 1,0,0,0,0> This pattern is sent in the payload of a new trap packet to fabric manager 38 and is returned in payload 66 of the next acknowledgment packet At this point, register 34 and payload 66 exactly match, so that all of the bits in the register are finally cleared, and the fabric manager can begin to
- a reliable channel through the network is assigned between FSA 36 and fabric manager 38 for delivery of packets reporting events recorded in register 34 and their causes
- TCA 30 maintains a queue of event-reporting packets, corresponding to a stack in which the events received by the FSA are entered
- the packets are sent as remote direct memory access (RDMA) packets to a virtual address associated with fabric manager 38
- RDMA remote direct memory access
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IL14825900A IL148259A0 (en) | 1999-09-08 | 2000-09-07 | Remote event handling in a packet network |
EP00956772A EP1221099A4 (en) | 1999-09-08 | 2000-09-07 | Remote event handling in a packet network |
AU68633/00A AU6863300A (en) | 1999-09-08 | 2000-09-07 | Remote event handling in a packet network |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15284999P | 1999-09-08 | 1999-09-08 | |
US60/152,849 | 1999-09-08 | ||
US17533900P | 2000-01-10 | 2000-01-10 | |
US60/175,339 | 2000-01-10 | ||
US64262100A | 2000-08-18 | 2000-08-18 | |
US09/642,621 | 2000-08-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001018659A1 true WO2001018659A1 (en) | 2001-03-15 |
Family
ID=27387333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IL2000/000541 WO2001018659A1 (en) | 1999-09-08 | 2000-09-07 | Remote event handling in a packet network |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1221099A4 (en) |
AU (1) | AU6863300A (en) |
IL (1) | IL148259A0 (en) |
WO (1) | WO2001018659A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1358561A1 (en) * | 2001-01-31 | 2003-11-05 | International Business Machines Corporation | Method and apparatus for transferring interrupts from a peripheral device to a host computer system |
WO2006072060A2 (en) * | 2004-12-27 | 2006-07-06 | Intel Corporation | Arbitrating virtual channel transmit queues in a switched fabric network |
EP1419446B1 (en) * | 2001-08-24 | 2007-10-03 | Intel Corporation | A general input/output architecture, protocol and related methods to support legacy interrupts |
US7644147B1 (en) * | 2005-03-25 | 2010-01-05 | Marvell International Ltd. | Remote network device management |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5754884A (en) * | 1996-05-20 | 1998-05-19 | Advanced Micro Devices | Method for improving the real-time functionality of a personal computer which employs an interrupt servicing DMA controller |
US5909686A (en) * | 1997-06-30 | 1999-06-01 | Sun Microsystems, Inc. | Hardware-assisted central processing unit access to a forwarding database |
US6141708A (en) * | 1998-06-15 | 2000-10-31 | Compaq Computer Corporation | Host bridge configured to mask a portion of peripheral devices coupled to a bus further downstream of the host bridge from a host processor |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5689713A (en) * | 1995-03-31 | 1997-11-18 | Sun Microsystems, Inc. | Method and apparatus for interrupt communication in a packet-switched computer system |
-
2000
- 2000-09-07 AU AU68633/00A patent/AU6863300A/en not_active Abandoned
- 2000-09-07 WO PCT/IL2000/000541 patent/WO2001018659A1/en not_active Application Discontinuation
- 2000-09-07 EP EP00956772A patent/EP1221099A4/en not_active Withdrawn
- 2000-09-07 IL IL14825900A patent/IL148259A0/en unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5754884A (en) * | 1996-05-20 | 1998-05-19 | Advanced Micro Devices | Method for improving the real-time functionality of a personal computer which employs an interrupt servicing DMA controller |
US5909686A (en) * | 1997-06-30 | 1999-06-01 | Sun Microsystems, Inc. | Hardware-assisted central processing unit access to a forwarding database |
US6141708A (en) * | 1998-06-15 | 2000-10-31 | Compaq Computer Corporation | Host bridge configured to mask a portion of peripheral devices coupled to a bus further downstream of the host bridge from a host processor |
Non-Patent Citations (1)
Title |
---|
See also references of EP1221099A4 * |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1358561A1 (en) * | 2001-01-31 | 2003-11-05 | International Business Machines Corporation | Method and apparatus for transferring interrupts from a peripheral device to a host computer system |
EP1419446B1 (en) * | 2001-08-24 | 2007-10-03 | Intel Corporation | A general input/output architecture, protocol and related methods to support legacy interrupts |
WO2006072060A2 (en) * | 2004-12-27 | 2006-07-06 | Intel Corporation | Arbitrating virtual channel transmit queues in a switched fabric network |
WO2006072060A3 (en) * | 2004-12-27 | 2006-10-05 | Intel Corp | Arbitrating virtual channel transmit queues in a switched fabric network |
US7644147B1 (en) * | 2005-03-25 | 2010-01-05 | Marvell International Ltd. | Remote network device management |
Also Published As
Publication number | Publication date |
---|---|
AU6863300A (en) | 2001-04-10 |
EP1221099A4 (en) | 2003-04-02 |
IL148259A0 (en) | 2002-09-12 |
EP1221099A1 (en) | 2002-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6888792B2 (en) | Technique to provide automatic failover for channel-based communications | |
US6668299B1 (en) | Software interface between a parallel bus and a packet network | |
US7519650B2 (en) | Split socket send queue apparatus and method with efficient queue flow control, retransmission and sack support mechanisms | |
WO2020236280A1 (en) | System and method for facilitating operation management in a network interface controller (nic) for accelerators | |
EP3042298B1 (en) | Universal pci express port | |
US6747949B1 (en) | Register based remote data flow control | |
US6526446B1 (en) | Hardware only transmission control protocol segmentation for a high performance network interface card | |
KR940000177B1 (en) | Multiprocessor interrupts rerouting mechanism | |
US7240130B2 (en) | Method of transmitting data through an 12C router | |
US7266083B2 (en) | Method and apparatus for implementing queue pair connection protection over infiniband | |
US20040268138A1 (en) | Inter integrated circuit bus router | |
US20080163005A1 (en) | Error injection in pci-express devices | |
JP2004531175A (en) | End node partition using local identifier | |
US20040167992A1 (en) | Method and apparatus for implementing receive queue for packet-based communications | |
US20040252642A1 (en) | Method of overflow recovery of I2C packets on an I2C router | |
US7398345B2 (en) | Inter-integrated circuit bus router for providing increased security | |
US20040255070A1 (en) | Inter-integrated circuit router for supporting independent transmission rates | |
US20040153849A1 (en) | Data-packet error monitoring in an infiniband-architecture switch | |
US7245613B1 (en) | Arrangement in a channel adapter for validating headers concurrently during reception of a packet for minimal validation latency | |
US20030088721A1 (en) | Method and system for controlling flow of ordered, pipelined transactions between intercommunicating electronic devices | |
US7761608B2 (en) | Method and system for processing markers, data integrity fields and digests | |
US7024613B2 (en) | Method and apparatus for implementing infiniband transmit queue | |
WO2001018659A1 (en) | Remote event handling in a packet network | |
US6904545B1 (en) | Fault tolerant computing node having multiple host channel adapters | |
US20030002497A1 (en) | Method and apparatus to reduce packet traffic across an I/O bus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 148259 Country of ref document: IL |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2000956772 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2000956772 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000956772 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |