WO2001016697A3 - Local register instruction for micro engine used in multithreadedparallel processor architecture - Google Patents

Local register instruction for micro engine used in multithreadedparallel processor architecture Download PDF

Info

Publication number
WO2001016697A3
WO2001016697A3 PCT/US2000/024054 US0024054W WO0116697A3 WO 2001016697 A3 WO2001016697 A3 WO 2001016697A3 US 0024054 W US0024054 W US 0024054W WO 0116697 A3 WO0116697 A3 WO 0116697A3
Authority
WO
WIPO (PCT)
Prior art keywords
multithreadedparallel
processor architecture
engine used
local register
register instruction
Prior art date
Application number
PCT/US2000/024054
Other languages
French (fr)
Other versions
WO2001016697A2 (en
WO2001016697A9 (en
Inventor
Gilbert Wolrich
Matthew J Adiletta
William Wheeler
Debra Bernstein
Donald Hooper
Original Assignee
Intel Corp
Gilbert Wolrich
Matthew J Adiletta
William Wheeler
Debra Bernstein
Donald Hooper
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp, Gilbert Wolrich, Matthew J Adiletta, William Wheeler, Debra Bernstein, Donald Hooper filed Critical Intel Corp
Priority to PCT/US2000/024054 priority Critical patent/WO2001016697A2/en
Priority to AU71012/00A priority patent/AU7101200A/en
Publication of WO2001016697A2 publication Critical patent/WO2001016697A2/en
Priority to US09/811,995 priority patent/US20020053017A1/en
Publication of WO2001016697A3 publication Critical patent/WO2001016697A3/en
Publication of WO2001016697A9 publication Critical patent/WO2001016697A9/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming

Abstract

A method of operating a processor (12) including loading one or more bytes of data within a register associated with microengines (22 a-f) with a shifted value of an operand and preserving or cleaning the bytes of data that are not loaded. The method further includes providing a bit mask that specifies which of the one or more bytes of data within the register are affected.
PCT/US2000/024054 1999-09-01 2000-09-01 Local register instruction for micro engine used in multithreadedparallel processor architecture WO2001016697A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
PCT/US2000/024054 WO2001016697A2 (en) 1999-09-01 2000-09-01 Local register instruction for micro engine used in multithreadedparallel processor architecture
AU71012/00A AU7101200A (en) 1999-09-01 2000-09-01 Local register instruction for micro engine used in multithreaded parallel processor architecture
US09/811,995 US20020053017A1 (en) 2000-09-01 2001-03-19 Register instructions for a multithreaded processor

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15196199P 1999-09-01 1999-09-01
US60/151,961 1999-09-01
PCT/US2000/024054 WO2001016697A2 (en) 1999-09-01 2000-09-01 Local register instruction for micro engine used in multithreadedparallel processor architecture

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US09/811,995 Continuation US20020053017A1 (en) 2000-09-01 2001-03-19 Register instructions for a multithreaded processor

Publications (3)

Publication Number Publication Date
WO2001016697A2 WO2001016697A2 (en) 2001-03-08
WO2001016697A3 true WO2001016697A3 (en) 2002-02-14
WO2001016697A9 WO2001016697A9 (en) 2002-09-12

Family

ID=35788086

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/024054 WO2001016697A2 (en) 1999-09-01 2000-09-01 Local register instruction for micro engine used in multithreadedparallel processor architecture

Country Status (1)

Country Link
WO (1) WO2001016697A2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5487159A (en) * 1993-12-23 1996-01-23 Unisys Corporation System for processing shift, mask, and merge operations in one instruction
US6002881A (en) * 1997-06-10 1999-12-14 Arm Limited Coprocessor data access control

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5487159A (en) * 1993-12-23 1996-01-23 Unisys Corporation System for processing shift, mask, and merge operations in one instruction
US6002881A (en) * 1997-06-10 1999-12-14 Arm Limited Coprocessor data access control

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
WALDSPURGER ET AL.: "Register relocation: Flexible contexts for multithreading", PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 1993, pages 120 - 130, XP002943962 *

Also Published As

Publication number Publication date
WO2001016697A2 (en) 2001-03-08
WO2001016697A9 (en) 2002-09-12

Similar Documents

Publication Publication Date Title
WO2001097007A3 (en) Math coprocessor
EP0399757A3 (en) Paired instruction processor precise exception handling mechanism
EP0674280A3 (en) Launching computer program upon download of data created by program.
EP1302848A3 (en) A microprocessor having a multiply operation
AU7342900A (en) Memory reference instructions for micro engine used in multithreaded parallel processor architecture
TW365656B (en) Cross-platform computer architecture and components thereof
EP0849671A3 (en) A method for utilizing a multi-word instruction register during debugging of a data processing system
DE69525097D1 (en) Processor architecture for mixed functional units
HK1040331A1 (en) Method and device for developing a virtual speakerdistant from the sound source.
EP1265131A3 (en) Digital signal processor and method of processing digital signal data
WO2004095212A3 (en) Memory management in a data processing system
EP0813145A3 (en) Pipelined instruction dispatch unit in a superscalar processor
EP0229619A3 (en) Instruction prefetching device comprising a circuit for checking prediction for a branch instruction before the instruction is executed
AU2001283408A1 (en) Method and apparatus for flexible data types
GB2352546A (en) Executing partial-width packed data instructions
EP0965910A3 (en) Data processor system having branch control and method thereof
CA2260308A1 (en) High performance speculative misaligned load operations
HK1044827B (en) A computer processor, a method and a system of checking a computer instruction and a corresponding computer system
WO2000033180A3 (en) An instruction fetch unit aligner
WO2002091166A3 (en) Apparatus and method for uniformly performing comparison operations on long word operands
WO2005013039A3 (en) Prefetch control in a data processing system
WO2004111838A3 (en) Method and data processor for reduced pipeline stalling
WO1999028818A3 (en) Enhanced instruction decoding
EP0982655A3 (en) Data processing unit and method for executing instructions of variable lengths
WO2003093980A3 (en) Apparatus and method for fetching data from memory

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 09811995

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 10070092

Country of ref document: US

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

AK Designated states

Kind code of ref document: C2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: C2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

COP Corrected version of pamphlet

Free format text: PAGES 1/5-5/5, DRAWINGS, REPLACED BY NEW PAGES 1/6-6/6; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP