WO2000047024A3 - Multi-layer circuit board assembly for the packaging of semiconductor devices - Google Patents

Multi-layer circuit board assembly for the packaging of semiconductor devices Download PDF

Info

Publication number
WO2000047024A3
WO2000047024A3 PCT/US1999/011291 US9911291W WO0047024A3 WO 2000047024 A3 WO2000047024 A3 WO 2000047024A3 US 9911291 W US9911291 W US 9911291W WO 0047024 A3 WO0047024 A3 WO 0047024A3
Authority
WO
WIPO (PCT)
Prior art keywords
dielectric substrate
packaging
adhesive layer
circuit board
board assembly
Prior art date
Application number
PCT/US1999/011291
Other languages
French (fr)
Other versions
WO2000047024A2 (en
Inventor
Paul M Harvey
John D Geissinger
Anthony R Plepys
Kevin Y Chen
Original Assignee
3M Innovative Properties Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 3M Innovative Properties Co filed Critical 3M Innovative Properties Co
Priority to AU41968/99A priority Critical patent/AU4196899A/en
Priority to JP2000597986A priority patent/JP2003512716A/en
Priority to KR1020017009732A priority patent/KR20010093313A/en
Publication of WO2000047024A2 publication Critical patent/WO2000047024A2/en
Publication of WO2000047024A3 publication Critical patent/WO2000047024A3/en

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4084—Through-connections; Vertical interconnect access [VIA] connections by deforming at least one of the conductive layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01—Tools for processing; Objects used during processing
    • H05K2203/0195—Tool for a process not provided for in H05K3/00, e.g. tool for handling objects using suction, for deforming objects, for applying local pressure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1189—Pressing leads, bumps or a die through an insulating layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Materials Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

A multi-layer circuit board assembly for packaging a semiconductor device comprising a flexible trace routing circuit (2) including a first dielectric substrate (4) having a first conductive layer (8) thereon and at least one solder ball receiving passage (6) formed through the first dielectric substrate. The first conductive layer includes a plurality of conductive traces (10) having a solder ball pad (12) adjacent to a respective solder ball receiving passage (6) for forming a closed end. A first adhesive layer (22) is affixed to the first conductive layer. A flexible reference plane circuit (16) includes a second dielectric substrate (18) having at least one reference voltage plane (20). The reference voltage plane is attached to the first adhesive layer and is electrically connected through the first adhesive layer to the first conductive layer. A semiconductor device receiving passage extends through the trace routing circuit, the first adhesive layer and the reference voltage plane circuit. A stiffening member (32) is attached to the second dielectric substrate.
PCT/US1999/011291 1999-02-03 1999-05-21 Multi-layer circuit board assembly for the packaging of semiconductor devices WO2000047024A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
AU41968/99A AU4196899A (en) 1999-02-03 1999-05-21 Multi-metal layer assemblies for wirebond tape ball grid array packages
JP2000597986A JP2003512716A (en) 1999-02-03 1999-05-21 Multi-metal layer assembly for wire bond tape ball grid array package
KR1020017009732A KR20010093313A (en) 1999-02-03 1999-05-21 Multi-metal layer assemblies for wirebond tape ball grid array packages

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US24324899A 1999-02-03 1999-02-03
US09/243,248 1999-02-03

Publications (2)

Publication Number Publication Date
WO2000047024A2 WO2000047024A2 (en) 2000-08-10
WO2000047024A3 true WO2000047024A3 (en) 2002-10-03

Family

ID=22917932

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/011291 WO2000047024A2 (en) 1999-02-03 1999-05-21 Multi-layer circuit board assembly for the packaging of semiconductor devices

Country Status (4)

Country Link
JP (1) JP2003512716A (en)
KR (1) KR20010093313A (en)
AU (1) AU4196899A (en)
WO (1) WO2000047024A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103137608A (en) * 2011-11-25 2013-06-05 亚旭电子科技(江苏)有限公司 System-level encapsulation module part and manufacturing method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5131141A (en) * 1988-08-31 1992-07-21 Shin-Etsu Polymer Co., Ltd. Method for preparing a double-sided flexible circuit board with electrical connection at a through-hole
US5227583A (en) * 1991-08-20 1993-07-13 Microelectronic Packaging America Ceramic package and method for making same
US5804422A (en) * 1995-09-20 1998-09-08 Shinko Electric Industries Co., Ltd. Process for producing a semiconductor package
EP0905763A2 (en) * 1997-09-25 1999-03-31 Nitto Denko Corporation Multilayer wiring substrate and method for producing the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5131141A (en) * 1988-08-31 1992-07-21 Shin-Etsu Polymer Co., Ltd. Method for preparing a double-sided flexible circuit board with electrical connection at a through-hole
US5227583A (en) * 1991-08-20 1993-07-13 Microelectronic Packaging America Ceramic package and method for making same
US5804422A (en) * 1995-09-20 1998-09-08 Shinko Electric Industries Co., Ltd. Process for producing a semiconductor package
EP0905763A2 (en) * 1997-09-25 1999-03-31 Nitto Denko Corporation Multilayer wiring substrate and method for producing the same

Also Published As

Publication number Publication date
KR20010093313A (en) 2001-10-27
JP2003512716A (en) 2003-04-02
AU4196899A (en) 2000-08-25
WO2000047024A2 (en) 2000-08-10

Similar Documents

Publication Publication Date Title
KR100281813B1 (en) Thermally and electrically enhanced ball grid package
KR100546374B1 (en) Multi chip package having center pads and method for manufacturing the same
US4941033A (en) Semiconductor integrated circuit device
EP0996154A4 (en) Semiconductor device and method for manufacturing the same, circuit substrate, and electronic device
EP1895586A3 (en) Semiconductor package substrate
WO2002047163A3 (en) Semiconductor device having a ball grid array and method therefor
EP0965846A3 (en) Integrated circuit test socket
EP0896368A4 (en) Film carrier tape, semiconductor assembly, semiconductor device, manufacturing method therefor, mounting board, and electronic equipment
MY113889A (en) Dual substrate package assembly for being electrically coupled to a conducting member
WO2003069695A3 (en) Multilayer package for a semiconductor device
GB1418520A (en) Semiconductor devices
US5473190A (en) Tab tape
CA2266158A1 (en) Connecting devices and method for interconnecting circuit components
EP1041618A4 (en) Semiconductor device and manufacturing method thereof, circuit board and electronic equipment
WO2002093649A3 (en) Electronic module and method for assembling same
KR100632469B1 (en) Semiconductor chip package
US6570271B2 (en) Apparatus for routing signals
WO2000047024A3 (en) Multi-layer circuit board assembly for the packaging of semiconductor devices
KR960019683A (en) Semiconductor devices
KR910005443A (en) Direct Mount Semiconductor Package
US6521478B2 (en) Method for manufacturing a low-profile semiconductor device
KR101351188B1 (en) Ball grid array package printed-circuit board and manufacturing method thereof
JP2004031432A (en) Semiconductor device
US20070000686A1 (en) System, method and apparatus for routing signals from an integrated circuit using thickfilm and printed circuit interconnects
KR100381844B1 (en) Circuit Tape for Semiconductor Package

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WD Withdrawal of designations after international publication

Free format text: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH,GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW; AP (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW); EA (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM); EP (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE); OA (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG)

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 597986

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1020017009732

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020017009732

Country of ref document: KR

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR SG

WWW Wipo information: withdrawn in national office

Ref document number: 1020017009732

Country of ref document: KR