WO2000045138A2 - Dsss receiver - Google Patents
Dsss receiver Download PDFInfo
- Publication number
- WO2000045138A2 WO2000045138A2 PCT/IL2000/000047 IL0000047W WO0045138A2 WO 2000045138 A2 WO2000045138 A2 WO 2000045138A2 IL 0000047 W IL0000047 W IL 0000047W WO 0045138 A2 WO0045138 A2 WO 0045138A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- symbol
- signal
- representation
- phase
- correlators
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0202—Channel estimation
- H04L25/0224—Channel estimation using sounding signals
- H04L25/0228—Channel estimation using sounding signals with direct estimation from sounding signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/709—Correlator structure
- H04B1/7093—Matched filter type
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/7097—Interference-related aspects
- H04B1/711—Interference-related aspects the interference being multi-path interference
- H04B1/7115—Constructive combining of multi-path signals, i.e. RAKE receivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J13/00—Code division multiplex systems
- H04J13/0007—Code type
- H04J13/0022—PN, e.g. Kronecker
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J13/00—Code division multiplex systems
- H04J13/10—Code generation
- H04J13/102—Combining codes
- H04J13/107—Combining codes by concatenation
Definitions
- the present invention relates to spread spectrum communication and, more particularly, to a receiver for receiving bursty signals that travel along multiple propagation paths.
- DSSS direct sequence spread spectrum
- the message to be sent is modulated by a pseudonoise (PN) sequence.
- PN pseudonoise
- the received message is demodulated ("despread") by correlating the received signal with the same pseudonoise sequence.
- the message consists of a string of symbols. All the symbols are of equal duration T s .
- the despreading is performed by correlating the received sequence of chips with the pseudonoise sequence; but for this to be done correctly, the correlation must start at points in the received sequence of chips that correspond to the beginning of symbols.
- the despreading includes two phases: acquisition, in which the receiver synchronizes itself with the incoming sequence of chips, to determine where in the incoming sequence of chips to start the correlation, and tracking, in which the receiver maintains synchronization while recovering the symbols by sequential correlation of the received sequence of chips.
- FIG 1 is a block diagram of a matched filter 10.
- Matched filter 10 includes a tap delay line 12 for receiving and storing up to N chips, N multipliers 14 for multiplying each received chip by a different chip of a pseudonoise sequence 18, and N adders 16 for accumulating the resulting products. Every T c time units, a new received chip enters tap delay line 12. The chips in tap delay line 12 are multiplied collectively by the chips of pseudonoise sequence 18, and, at any particular time, the output is the value of the correlation of the chip sequence with pseudonoise sequence 18 at that time.
- Figure 2 is a block diagram of a correlator 20.
- Correlator 20 includes one multiplier 22 and one adder 24. Every T c time units, a different incoming chip is multiplied by a different chip of the pseudonoise sequence. The products are accumulated, and the sum is fed back as shown, so that after every N multiplies and adds, i.e., after NT C time units, correlator 20 produces one value of the correlation of the chip sequence with the pseudonoise sequence.
- Matched filter 10 has the advantage of speed over correlator 20.
- matched filter 10 produces N correlation values for every one correlation value produced by correlator 20. This is an advantage when messages are transmitted in bursts. Each burst consists of a preamble followed by the data of the message proper. Every time a new burst is received, acquisition must be initiated anew.
- a receiver based on matched filter 10 is capable of effecting acquisition and synchronization before the entire preamble is received, so that no data is lost. By the time a receiver based on correlator 20 has synchronized itself with an incoming signal, the transmission may be over. This disadvantage of correlator 20 often is mitigated to a certain extent by using banks of correlators 20, with each correlator in the bank receiving the incoming chips with a different delay.
- Correlator 20 has two advantages over matched filter 10. First, receiver hardware based on matched filter 10 is considerably more extensive than receiver hardware based on correlator 20. Second, matched filter 10 is inherently limited to a pseudonoise sequence 18 whose duration is the same as the duration of one symbol.
- the representations of the received chips that are input to matched filter 10 or correlator 20 for despreading have in-phase and quadrature components.
- the representations are complex numbers, each of which can be expressed as a real part (corresponding to the in-phase component) and an imaginary part (corresponding to the quadrature component), or equivalently, as an amplitude and a phase. Therefore, the representations of the symbols that are output by matched filter 10 or by correlator 20 also are complex numbers.
- Figure 3 illustrates a situation in which a pseudonoise sequence longer than one symbol is useful.
- a simple 3-bit message (“101") that has been modulated with a pseudonoise sequence to produce a signal for transmission.
- Figure 3A shows, for reference, the correlation function obtained by correlating this signal with the same pseudonoise sequence as was used for modulation. (Note that the zero bit of the message is represented by a negative peak.) If this signal is sent to a receiver via a channel that includes a single propagation path, this is the correlation function that the receiver produces. The receiver then recovers the message from the correlation function by thresholding the absolute values of the peaks of the correlation function and inspecting the signs of the peaks.
- the receiver produces the correlation function shown in Figure 3B: the sum of the correlation function of Figure 3 A and a delayed copy of itself.
- the correct interpretation of this correlation function may be difficult. If the delay is within T c of an integral multiple of T s , then the correct interpretation of this correlation function requires the use of equalization techniques, which add to complexity and may result in significant degradation of performance.
- This problem can be solved by using a composite pseudonoise sequence that is longer than the largest path-to-path propagation delay in the channel.
- the pseudonoise sequence should be twice as long as one symbol.
- the composite pseudonoise sequence is formed by concatenating two pseudonoise sequences, each of which is one symbol long, and which are approximately mutually orthogonal. The two one-symbol-long pseudonoise sequences then are subseqences of the composite pseudonoise sequence.
- the odd-numbered symbols are modulated with the first subsequence and are despread by correlation with the first subsequence; and the even-numbered symbols are modulated with the second subsequence and are despread by correlation with the second subsequence.
- the first symbol arrives via the delayed propagation path
- both it and the second symbol arriving via the first propagation path are despread by correlation with the second subsequence; but because the second subsequence is approximately orthogonal to the first subsequence, only a peak corresponding to the second symbol appears in the correlation function.
- the correlation functions illustrated in Figure 3 are real. As noted above, in general the correlation functions produced by matched filter 10 or by correlator 20 are complex. The corresponding representations of the symbols are the values of the correlation functions at their peak absolute values. Ideally, in a channel with only one propagation path, binary signaling and coherent reception, the imaginary parts of the correlation functions are much smaller than their real parts, and the phases of the peaks are close to either zero (representing a one bit) or ⁇ (representing a zero bit). In practice, the different representations of a symbol that correspond to different propagation paths have different amplitudes and phases, and the phases can have any value in the interval (- ⁇ , ⁇ ].
- the modulated signal transmitted into a multipath channel that includes L different propagation paths is s(t)
- ⁇ m is the phase modulation angle (e.g., 0 or ⁇ for BPSK modulation; 0, ⁇ /2, ⁇ or 3 ⁇ /2 for QPSK modulation). If the largest path-to- path propagation delay exceeds T s , then the representations of different symbols are interleaved in time and must be disentangled by the receiver. In order to minimize the bit error rate, representations of the same symbol must be combined into a single value.
- a receiver with this functionality is known in the literature as a RAKE receiver. See, for example, R. Price and P. E. Green, Jr., "A communication technique for multipath channels", Proc. IRE vol. 46 (March 1958) pp. 555-570, and J. G. Proakis, Digital Communication, third edition (McGraw-Hill, 1995) pp. 798- 806. Two classes of combining schemes are used:
- g are estimates of the true amplitudes of the distortions due to the propagation paths
- ⁇ t are estimates of the true phases of the distortions due to the propagation paths.
- the estimates g are obtained by averaging in a several-symbols-long sliding window around the target representation. Obtaining the estimates 0, is more complicated because the phases depend on the sign of the associated symbol; but algorithms such as NINA (Andrew J. Niterbi and Audrey M. Niterbi, "Nonlinear estimation of PSK-modulated carrier phase with application to burst digital communication, IEEE Trans. Information Theory vol. IT-29 (July 1983), pp. 543-551) are well-known.
- phase estimation algorithms suffer from performance degradation in the presence of symbol modulation. This performance degradation may be significant in the case of a RAKE receiver, in which the noise-to-signal ratios associated with separate propagation paths are higher, and may be much higher, than the noise-to- signal ratio inherent in the total signal.
- a receiver for a signal that includes a plurality of symbols modulated with a pseudonoise sequence and that travels to the receiver along a plurality of paths in a channel, including: (a) a matched filter for correlating the signal with the pseudonoise sequence to produce a correlation function; (b) a delay estimator for estimating a delay for each of the paths from the correlation function; and (c) a plurality of correlators for correlating the signal with the pseudonoise sequence in accordance with the delays.
- a receiver for a signal that includes a plurality of symbols modulated with a pseudonoise sequence and that travels to the receiver along a plurality of paths in a channel, including: (a) a plurality of correlators; and (b) a controller for configuring the plurality of controllers to alternately: (i) correlate the signal with at least a portion of the pseudonoise sequence to produce a correlation function, and (ii) for each of the paths, correlate the signal with at least a portion of the pseudonoise sequence in accordance with a delay associated with the path.
- a method of receiving the signal and recovering the symbols including the steps of: (a) providing a receiver including: (i) a matched filter and (ii) a plurality of correlators; (b) acquiring the signal, using the matched filter; and (c) tracking the signal, using at least one of the plurality of correlators.
- a method of receiving the signal and recovering the symbols including the steps of: (a) providing a receiver including a plurality of correlators; (b) configuring the plurality of correlators to correlate the signal with at least a portion of the pseudonoise sequence to produce a correlation function; (c) acquiring the signal, using the correlation function; (d) configuring at least one of the correlators to track the signal; and (e) tracking the signal, using the at least one correlator.
- a method of transmitting and receiving a message including a plurality of symbols, all of the symbols having a common symbol duration including the steps of: (a) providing a pseudonoise sequence; (b) modulating the symbols with the pseudonoise sequence to produce a signal; (c) providing a receiver including: (i) a matched filter and (ii) a plurality of correlators; (d) acquiring the signal using the matched filter; and (e) tracking the signal using at least one of the correlators.
- a method of transmitting and receiving a message including a plurality of symbols, all of the symbols having a common symbol duration including the steps of: (a) providing a pseudonoise sequence; (b) providing a receiver including a plurality of correlators; (c) configuring the plurality of correlators to correlate the signal with at least a portion of the pseudonoise sequence to produce a correlation function; (d) acquiring the signal, using the correlation function; (e) configuring at least one of the correlators to track the signal; and (f) tracking the signal, using the at least one correlator.
- a method for identifying and grouping the representations of each symbol of the data sequence for further processing including the steps of: (a) sequentially storing the representations, as the representations are produced, in a plurality of sequentially addressed locations; (b) identifying a first representation of a first symbol of the data sequence; (c) for each subsequent representation of the first symbol, identifying a corresponding address increment; and (
- a method of combining the representations of each symbol including the steps of: for each symbol: (a) identifying, from among the representations, a reference representation; (b) for each other representation: (i) estimating a true difference between the phase of the each other representation and the phase of the reference representation, and (ii) adjusting the phase of the each other representation in accordance with the estimated true difference, thereby producing a phase-adjusted representation; and (c) summing the phase-adjusted representations with the reference representation.
- the principle of the present invention is to use a matched filter for acquisition and a bank of correlators for tracking.
- the pseudonoise sequence used is a composite pseudonoise sequence whose duration is an integral multiple of the symbol duration and whose subsequences are one-symbol-long pseudonoise sequences that are approximately mutually orthogonal. The duration of the pseudonoise sequence is selected to exceed all anticipated multipath delays. Only the first subsequence is used for acquisition, in the matched filter.
- a delay estimator receives the correlation function produced by the matched filter and estimates from it the number and relative delays of the propagation paths. This number of correlators is used to perform the tracking correlations, with the pseudonoise inputs to the correlators delayed in accordance with the estimated relative delays. In other words, one correlator is assigned to each propagation path.
- a further aspect of the present invention is an improved method of coherently combining the correlator outputs. Instead of seeking to remove the phase distortion imposed by the various propagation paths (absolute correction), the phases of all the symbol representations are shifted into alignment with the phase distortion of the propagation path of highest estimated true amplitude (relative correction). To facilitate this coherent combination, the symbol representations coming from the correlators are stored sequentially as they are produced by the correlators, and representations of the same symbol are retrieved together and forwarded to the RAKE combiner.
- the present invention is exemplified herein with digital implementations thereof, it will be understood that the scope of the present invention also includes analog implementations.
- FIG. 1 is a block diagram of a matched filter
- FIG. 2 is a block diagram of a correlator
- FIG. 3 shows an example of DSSS multipath interference associated with a one-symbol-long pseudonoise sequence
- FIG. 4 is a partial block diagram of a first embodiment of a receiver of the present invention
- FIG. 5 is a block diagram of an alternate embodiment of a correlator bank
- FIG. 6 shows various functions useful in explaining the operation of the embodiment of FIG. 4;
- FIG. 7 is a high level block diagram of the digital portion of a second embodiment of a receiver of the present invention
- FIG. 8 shows the structure of a burst
- FIG. 9 is a block diagram of a symbol synchronizer
- FIG. 10 illustrates the order of storage and retrieval in the symbol synchronizer of FIG. 9.
- the present invention is of a spread spectrum receiver which can be used for bursty communication via a multipath channel.
- FIG. 4 is a partial block diagram of a first embodiment 30 of a receiver of the present invention.
- a radio signal received via an antenna 31 is filtered, down-converted and digitized in an analog front end 32.
- Front end 32 outputs a sequence of pairs of numbers, each pair representing the in-phase and quadrature (real and imaginary) components of one received chip.
- the time interval between successive pairs of numbers is an integral fraction of T c , typically TJ2 or TJA.
- the correlation function produced by matched filter 34 is sent to a delay estimator 36, which analyzes the correlation function to obtain the delays Xp
- Delay estimator 36 passes the delays along to correlator bank 38.
- Correlator bank 38 includes a pseudonoise sequence generator 42, a delay unit 44 and several correlators 40, of which three are shown. L correlators 40 are actually used, one for each propagation path.
- Delay unit 44 provides the pseudonoise sequence from pseudonoise sequence generator 42 to each active correlator 40 with a delay equal to the corresponding propagation delay x t . In that way, the output of each active correlator 40 is synchronized with the arrival of symbols along the corresponding propagation path.
- the outputs of correlators 40 go to a channel estimator 41, which produces true amplitude estimates g, and true phase estimates ⁇ l and to a RAKE combiner 46, which uses g, and ⁇ , to combine the outputs of correlators 40 coherently.
- the output of RAKE combiner 46 is detected by a symbol detector 48. The operation of symbol detector 48 is discussed below, in the context of a preferred embodiment of RAKE combiner 46.
- front end 32 produces number pairs at intervals shorter than T c
- the input to any one of the correlators of matched filter 34, or to any one correlator 40 is at intervals of T c .
- the reason for producing number pairs at fractional intervals is to enable other correlators of correlator bank 38 to be used in delay lock loops (DLLs).
- DLLs delay lock loops
- Each delay lock loop includes two other correlators, a first DLL correlator that receives number pairs from front end 32 at times TJ2 earlier than the number pairs received by correlator 40, and a second DLL correlator that receives the same number pairs as the first DLL correlator, but delayed by T c .
- the difference of the outputs of the two correlators of the delay lock loop provides a signal to delay unit 44 that keeps delay unit 44 synchronized with the symbols arriving via the propagation path to which correlator 40 is assigned.
- the components of receiver 30 that are germane to the present invention, and not, for example, the DLL correlators, are illustrated in Figure 4. Those ordinarily skilled in the art will be able to supply the components that are missing from Figure 4 to produce a complete block diagram of a functional spread spectrum receiver.
- FIG. 5 illustrates an alternate embodiment 50 of a correlator block that has the operational capabilities of both matched filter 34 and correlator block 38.
- correlator block 50 includes at least as many chips as are produced by multiplying one symbol by the pseudonoise sequence, to enable correlator block 50 to function as a matched filter.
- delay unit 54 To each correlator 52 is assigned a delay unit 54. Delay units 54 are controlled by a controller 56.
- each delay unit 54 after the first delay unit 54 is set by a controller 56 to delay the pseudonoise sequence from a pseudonoise sequence generator 58 by T c , so that successive correlators 52 receive the pseudonoise sequence with delays of 0, T c , 2T C , 3T C , etc.
- the pseudonoise sequence used for modulation and for despreading is a composite pseudonoise sequence consisting of several pseudonoise subsequences, each subsequence as long, in time, as one symbol, and all the subsequences being approximately mutually orthogonal.
- pseudonoise sequence generator 42 generates the full pseudonoise sequence, for tracking; and matched filter 34 includes a pseudonoise sequence generator that generates only the first subsequence, for acquisition.
- pseudonoise sequence generator 58 generates only the first subsequence during acquisition and generates the full pseudonoise sequence during tracking.
- the arrow from controller 56 to pseudonoise sequence generator 58 symbolizes the fact that controller 56 causes pseudonoise sequence generator to generate only the first subsequence during acquisition but to generate the full pseudonoise sequence during tracking.
- a multiplexer 57 that receives the outputs of correlators 52 during acquisition and passes the combined output, which is a complete correlation function such as is output by matched filter 34, to delay estimator 36.
- Figure 6 illustrates a fragment 60 of a message and how the corresponding signal is processed by receiver 30 during tracking.
- Fragment 60 includes the six symbols (single bits in this case) 1, 0, 1, 1, 1 and 0, each of duration T s .
- fragment 60 is modulated with a pseudonoise sequence 62 that is a concatenation of three approximately mutually orthogonal pseudonoise subsequences PN-A, PN-B and PN-C, each also having a duration T s , so that pseudonoise sequence 62 has a total duration o 3T s .
- This total duration of 3T S is selected in anticipation of transmission of the message via a communication channel having several propagation paths with a maximum relative delay of up to 3T S .
- correlation function 64 produced by matched filter 34 includes only peaks corresponding to the first and fourth symbols of fragment 60. Peaks corresponding to the other symbols are absent because subsequences PN-B and PN-C, which are used to modulate those symbols, are approximately orthogonal to subsequence PN-A.
- correlation function 66 also is shown. Correlation function 66 would be produced by three matched filters, each one using a different subsequence of pseudonoise sequence 62.
- Delay estimator 36 analyzes a correlation function, from the preamble of the message, that resembles correlation function 64 and decides to use two correlators 40 for tracking.
- the first correlator 40 is provided by delay unit 44 with a synchronous copy of pseudonoise sequence 62 and produces, synchronously with the end of each symbol, an output 68 that corresponds to the corresponding synchronous peak of correlation function 66.
- the second correlator 40 is provided by delay unit 44 with a copy of pseudonoise sequence 62 that is delayed by TJ2 and produces, synchronously with the end of each symbol, an output 70 that corresponds to the corresponding synchronous peak of correlation function 66 with a delay of TJ2.
- RAKE combiner 46 combines outputs 68 and 70 coherently, so that output function 60 is produced by symbol detector 48.
- Figure 7 is a high level block diagram of the digital portion 80 of a second embodiment of a receiver of the present invention.
- the solid arrows represent the flow of data (representations of chips or symbols) and the dashed arrows represent the flow of channel parameters such as delays, phases and amplitudes.
- the representations of the incoming chips are received by a matched filter 82 and by a correlator bank 86.
- Matched filter 82 effects acquisition by correlating the pseudonoise sequence with the chips of the preamble, and passes the resulting correlation function to a delay estimator 84, which determines the number of propagation paths and the corresponding delays X / .
- Three correlators of correlator bank 86 are assigned to each of the propagation paths.
- One of the three correlators is provided with a pseudonoise sequence that is advanced relative to the corresponding delay ⁇ ; by TJ2.
- Another of the three correlators is provided with a pseudonoise sequence that is retarded relative to the corresponding delay X by TJ2.
- the outputs of these two correlators is sent to DLL 88, which keeps the third correlator synchronized with the symbols of the corresponding channel propagation path.
- the carrier frequency used by front end 32 may differ from the actual carrier frequency of the radio signal, for example if frequency lock is not achieved. This mismatch is reflected in a slow drift of the phases ⁇ / .
- a frequency estimator 92 detects this drift and passes it to a frequency correction unit 94, which adjusts the phases of the representations of the symbols accordingly.
- a delay unit 90 delays the data flow long enough for frequency estimator 92 to complete its computations. See, for example, S. Bellini, C. Molinari and G. Tartara, "Digital frequency estimation in burst mode QPSK transmission", IEEE Trans Communication, Vol. 38 (July 1990), pp. 959-961 for an implementation of frequency estimator 92.
- a symbol synchronizer 96 receives the phase-corrected symbol representations from frequency correction unit 94 and sorts the symbol representations so that all L symbol representation that correspond to the same symbol received via the L propagation paths are processed together by an amplitude estimator 98, a phase estimator 102 and a RAKE combiner 104.
- Amplitude estimator 98 and phase estimator 102 compute estimates g, and ⁇ t of the true path amplitudes and phases.
- a delay unit 100 delays the data flow while amplitude estimator 98 and phase estimator 102 execute their computations.
- RAKE combiner 104 receives amplitude estimates g l from amplitude estimator 98 and phase estimates ⁇ t from phase estimator 102 and uses them to combine the symbol representations coherently, as discussed below. As in the embodiment of Figure 4, the output of RAKE combiner 104 is processed by a symbol detector 106 to resolve the actual symbol ' s.
- symbol synchronizer 96 may be understood with reference to
- FIG 8 which shows the structure of a typical burst 110: a preamble 112 of 128 symbols followed by a data sequence 118 of 896 symbols.
- Preamble 112 itself consists of an acquisition sequence 114 of 64 symbols followed by a synchronization sequence 116 of 64 symbols.
- Matched filter 34 or 82 acquires burst 110 before all of acquisition sequence 114 has been received via the fastest propagation path. Therefore, representations of the symbols of both synchronization sequence 116 and data sequence 118, as transmitted via all L propagation paths, are output from correlator bank 38 or 86.
- FIG. 9 is a block diagram of symbol synchronizer 96.
- the particular embodiment of symbol synchronizer 96 that is illustrated in Figure 9 handles symbol representation from up to four different propagation paths a, b, c and d.
- the symbol representations go to a random access memory (RAM) 126, and also to a controller 124 via matched filters 120 and threshold detectors 122.
- One matched filter 120 and one threshold detector 122 is assigned to each propagation path: matched filter 120a and threshold detector 122a is assigned to propagation path a; matched filter 120b and threshold detector 122b is assigned to propagation path b; matched filter 120c and threshold detector 122c is assigned to propagation path c; and matched filter 120d and threshold detector 122d is assigned to propagation path d.
- the flow of symbol representations is represented in Figure 9 by solid arrows.
- the flow of control signals is represented in Figure 9 by dashed arrows.
- matched filters 120 are symbol-oriented. Specifically, each of matched filters 120 produces its peak output only upon the receipt of all the symbols of synchronization sequence 116. Each threshold detector 122 notifies controller 124 of the receipt of output from the corresponding matches filter 120 that is in excess of a preset threshold. The receipt of this output indicates that the entire synchronization sequence has been received via the corresponding propagation path, and that the next symbol representation associated with that propagation path is a representation of the first data symbol.
- each arriving symbol representation is stored in successively addressed storage locations.
- the addresses for successive storage are indicated by an address pointer under the control of controller 124.
- controller 124 increments the address pointer by one symbol so that the next symbol representation to arrive will be stored at the next address in the sequence.
- the storage in RAM 126 is cyclical: after a symbol representation has been stored in the last address of RAM 126, the next symbol representation to arrive is stored in the first address of RAM 126, overwriting whatever had been stored there previously.
- Controller 124 also notes when signals are received from threshold detectors 122. This enables controller 124 to infer the relative times of arrival, via the various propagation paths, of the incoming symbol representations (after the last symbol of a synchronization sequence arrives, one data symbol of the corresponding propagation path arrives every T s subsequently), and to make a table of which addresses in RAM 126 correspond to the same symbol. As soon as all the symbol representations of the first several symbols are received, starting with the first symbol of data sequence 118, controller 124 retrieves those representations from RAM 126 and sends them to amplitude estimator 98, delay unit 100 and phase estimator 102, with the symbol 16
- controller 124 retrieves those representations from RAM 126 and sends them to amplitude estimator 98, delay unit 100 and phase estimator 102, with symbol representation (/? ⁇ , ⁇ ⁇ ) being sent first for each symbol.
- Figure 10 illustrates the storage in RAM 126 of representations of symbols arriving via three different propagation paths a, b and c, and the subsequent output of those symbol representations.
- Propagation path a is the fastest path.
- Propagation path c is the slowest path.
- the data symbols are numbered sequentially starting from 1.
- the last symbols of the synchronization sequence are labeled with question marks (?).
- the storage locations in RAM 126 are labeled sequentially with their addresses, starting from address 0.
- the first representation of the last symbol of the synchronization sequence is stored in the first storage location, whose address is 0.
- the address pointer then is incremented so that the next arriving symbol representation is stored in the storage location with address 1.
- the last two representations of the last synchronization symbol arrive after the first representation of the first data symbol arrives, but before the second representation of the first data symbol arrives, so that symbol representations b? and c? are shown stored at addresses 4 and 5, between symbol representation al at address 3 and symbol representation bl at address 6.
- propagation path a in addition to being the fastest propagation path, also is the propagation path of highest amplitude.
- the output sequence has the representations of each symbol grouped together, with the symbol of largest amplitude first: al, bl and cl for the first symbol, a2, b2 and c2 for the second symbol, and so on.
- the storage in RAM 126 is cyclical. For example, if RAM
- RAM 126 has 128 storage locations, numbered 0 through 127, after symbol representation a42 has been stored at address 127, symbol representation c41 is stored at address 0, symbol representation b42 is stored at address 1 , and so on.
- the number of storage locations in RAM 126 must be at least as great as the product of the number of paths L and the number of subsequences in the pseudonoise sequence.
- the minimum number of storage locations in RAM 126 is L(M+K), where M is the number of subsequences in the pseudonoise sequence and K is the number of symbols in the synchronization sequence.
- controller 124 checks for error conditions, for example the receipt of a trigger from a threshold detector 122 later, relative to the first trigger, than the length of the pseudorandom noise sequence. The data symbol representations of the associated propagation path then are ignored, and are not forwarded to RAKE combiner 104.
- the embodiment of symbol synchronizer 96 that is illustrated in
- the reason for ordering the symbol representations with the symbol representation of highest amplitude first is to enable RAKE combiner 104 to combine the symbols coherently with reference to the phase of the symbol representation associated with the propagation path of highest amplitude.
- g is an estimate of the true amplitude associated with propagation path / and received from amplitude estimator 98.
- ⁇ l ⁇ is an estimate of the difference between the true phase of propagation path / and the true phase of propagation path ⁇ , received from phase estimator 102:
- a u ⁇ ⁇ - ⁇ ⁇
- phase difference estimator of the present invention is more accurate than the absolute phase estimator of the prior art. This is particularly important, because, with the total signal energy spread among several propagation paths, the signal-to-noise ratio of any one path is low.
- RAKE combiner 104 of the present invention rotates all the phases to the reference phase of the symbol representation corresponding to the propagation path of highest amplitude.
- symbol detector 48 or 106 recovers the bits of the original message merely by multiplying each symbol received from RAKE combiner 46 or 104 by the complex conjugate of the immediately succeeding symbol.
- DBPSK the value of the bit is 1 if the product lies in the first or fourth quadrant of the complex plane, and -1 if the value of the product lies in the second or third quadrant of the complex plane.
- symbol detector 48 or 106 should include a mechanism for estimating the reference phase of coherent combination y.
- This reference phase is subtracted from the phase ofy, and the value of the difference determines the sign of the bit.
- the estimation of the reference phase can be done in several ways, for example, the VIVA algorithm cited above. Note that these algorithms are more robust for this purpose than for the purpose of estimating the absolute phases of the individual symbol representations, because coherent combination y has a higher signal-to-noise ratio than the separate representations. While the invention has been described with respect to a limited number of embodiments, it will be appreciated that many variations, modifications and other applications of the invention may be made.
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU23162/00A AU2316200A (en) | 1999-01-28 | 2000-01-24 | Dsss receiver |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IL12826299A IL128262A0 (en) | 1999-01-28 | 1999-01-28 | Dsss receiver |
IL128262 | 1999-01-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2000045138A2 true WO2000045138A2 (en) | 2000-08-03 |
WO2000045138A3 WO2000045138A3 (en) | 2000-11-02 |
Family
ID=11072424
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IL2000/000047 WO2000045138A2 (en) | 1999-01-28 | 2000-01-24 | Dsss receiver |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU2316200A (en) |
IL (1) | IL128262A0 (en) |
WO (1) | WO2000045138A2 (en) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5528624A (en) * | 1993-12-30 | 1996-06-18 | Nec Corporation | DS/CDMA receiver using parallel-operating multi-purpose correlators |
US5555268A (en) * | 1994-01-24 | 1996-09-10 | Fattouche; Michel | Multicode direct sequence spread spectrum |
US5640678A (en) * | 1992-12-10 | 1997-06-17 | Kokusai Denshin Denwa Kabushiki Kaisha | Macrocell-microcell communication system with minimal mobile channel hand-off |
EP0810741A2 (en) * | 1996-05-29 | 1997-12-03 | Yozan Inc. | Receiver for code division multiple access communication system |
US5787112A (en) * | 1994-03-09 | 1998-07-28 | Mitsubishi Denki Kabushiki Kaisha | Data demodulation circuit and method for spread spectrum communication |
US5796776A (en) * | 1995-06-30 | 1998-08-18 | Interdigital Technology Corporation | Code sequence generator in a CDMA modem |
US5966411A (en) * | 1996-12-18 | 1999-10-12 | Alcatel Usa Sourcing, L.P. | Multipath equalization using taps derived from a parallel correlator |
-
1999
- 1999-01-28 IL IL12826299A patent/IL128262A0/en unknown
-
2000
- 2000-01-24 WO PCT/IL2000/000047 patent/WO2000045138A2/en active Search and Examination
- 2000-01-24 AU AU23162/00A patent/AU2316200A/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5640678A (en) * | 1992-12-10 | 1997-06-17 | Kokusai Denshin Denwa Kabushiki Kaisha | Macrocell-microcell communication system with minimal mobile channel hand-off |
US5528624A (en) * | 1993-12-30 | 1996-06-18 | Nec Corporation | DS/CDMA receiver using parallel-operating multi-purpose correlators |
US5555268A (en) * | 1994-01-24 | 1996-09-10 | Fattouche; Michel | Multicode direct sequence spread spectrum |
US5787112A (en) * | 1994-03-09 | 1998-07-28 | Mitsubishi Denki Kabushiki Kaisha | Data demodulation circuit and method for spread spectrum communication |
US5796776A (en) * | 1995-06-30 | 1998-08-18 | Interdigital Technology Corporation | Code sequence generator in a CDMA modem |
EP0810741A2 (en) * | 1996-05-29 | 1997-12-03 | Yozan Inc. | Receiver for code division multiple access communication system |
US5966411A (en) * | 1996-12-18 | 1999-10-12 | Alcatel Usa Sourcing, L.P. | Multipath equalization using taps derived from a parallel correlator |
Also Published As
Publication number | Publication date |
---|---|
AU2316200A (en) | 2000-08-18 |
IL128262A0 (en) | 1999-11-30 |
WO2000045138A3 (en) | 2000-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1082819B1 (en) | Combining sub-chip resolution samples in fingers of a spread-spectrum rake receiver | |
US5659573A (en) | Method and apparatus for coherent reception in a spread-spectrum receiver | |
US6324210B1 (en) | Sliding matched filter with flexible hardware complexity | |
US7349461B2 (en) | Efficient back-end channel matched filter (CMF) | |
US5793796A (en) | Apparatus for use in equipment providing a digital radio link between a fixed and a mobile radio unit | |
US6363106B1 (en) | Method and apparatus for despreading OQPSK spread signals | |
EP0886385B1 (en) | Reception apparatus for CDMA communication system | |
EP0994573A2 (en) | Method and apparatus for generating multiple matched-filter PN vectors in a CDMA demodulator | |
GB2192518A (en) | A modem for use in multipath communication systems | |
EP0726658A2 (en) | Symbol and frame synchronization in both a TDMA system and a CDMA system | |
WO2001028146A1 (en) | Apparatus for and method of adaptive synchronization in a spread spectrum communications receiver | |
CA2123735A1 (en) | All digital maximum likelihood based spread spectrum receiver | |
CN100452669C (en) | Early-late synchronizer having reduced timing jitter | |
US7817709B2 (en) | Non-coherent phase differential and multiple orthogonal signal reception | |
AU2005315883A1 (en) | Apparatus and method for determining a correlation value | |
EP1333589A2 (en) | Reception of CPM spread spectrum communications | |
KR100390404B1 (en) | high speed cell searching method using DDSA, and apparatus for the same | |
CA2618281C (en) | System and method for communicating at low signal-to-noise ratio using injected training symbols | |
JP2002064407A (en) | Synchronous tracking circuit | |
AU1639800A (en) | Method and system for compensation of channel distortion using lagrange polynomial interpolation | |
JP4169352B2 (en) | Precision synchronization method and device for digital telecommunications receiver | |
WO2000045138A2 (en) | Dsss receiver | |
US7298799B1 (en) | All-tap fractionally spaced, serial rake combiner apparatus and method | |
US20050144146A1 (en) | Pharmaceutical activity and manufacturing method of four kinds of plant compound production of reducing phlegm | |
Yazdani et al. | Hop timing recovery algorithms |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
DPE2 | Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101) |