WO1999052095A1 - Circuit de commande de pixels ameliore donnant une resolution en niveaux de gris plus nette et precise - Google Patents

Circuit de commande de pixels ameliore donnant une resolution en niveaux de gris plus nette et precise Download PDF

Info

Publication number
WO1999052095A1
WO1999052095A1 PCT/US1999/007207 US9907207W WO9952095A1 WO 1999052095 A1 WO1999052095 A1 WO 1999052095A1 US 9907207 W US9907207 W US 9907207W WO 9952095 A1 WO9952095 A1 WO 9952095A1
Authority
WO
WIPO (PCT)
Prior art keywords
driver circuit
input data
digital
transistor
pixel
Prior art date
Application number
PCT/US1999/007207
Other languages
English (en)
Inventor
Shashi Malaviya
Original Assignee
Fed Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fed Corporation filed Critical Fed Corporation
Priority to EP99914323A priority Critical patent/EP1072032A1/fr
Publication of WO1999052095A1 publication Critical patent/WO1999052095A1/fr

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2011—Display of intermediate tones by amplitude modulation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2077—Display of intermediate tones by a combination of two or more gradation control methods
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0852—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0259—Details of the generation of driving signals with use of an analog or digital ramp generator in the column driver or in the pixel circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/066—Waveforms comprising a gently increasing or decreasing portion, e.g. ramp
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources

Definitions

  • the present invention relates to flat panel display devices.
  • the present invention relates to a circuit design that significantly enhances the gray scale resolution of a pixel in a display device.
  • the circuit design employs at least one storage capacitor for each pixel and uses digital-to-analog converters to subdivide the digital pixel brightness data.
  • Flat panel image display devices are well-known in the art. Examples of such display devices include field emission displays (FEDs), liquid crystal displays (LCDs), plasma displays and electroluminescent displays.
  • FEDs field emission displays
  • LCDs liquid crystal displays
  • plasma displays electroluminescent displays.
  • a wide variety of software applications are used with such image display devices. Software applications such as word processing, spreadsheets and other applications rely heavily on gray shades to provide high quality graphics and video. A major factor in the overall quality of the displayed picture, whether color or monochrome, is gray level accuracy in the individual pixels.
  • the prior art includes several methods of controlling the drive signals that produce gray levels in image display devices.
  • One method known as pulse width modulation, uses a digital video word to encode the intensity of an image that is to be displayed by the image display device during a particular display time.
  • Another method for controlling the drive signals that produce gray levels is known as amplitude modulation. This method varies the voltage value applied to each pixel to control the intensity.
  • Known devices using amplitude modulation have been susceptible to noise because of the low drive voltage increments used, which results in a loss of display quality.
  • U.S. Patent No. 5,477, 110 to Smith et al. is directed to a pulse width modulation method of controlling a field emission device. In connection with a cold cathode emitter device, Smith et al.
  • a first current source is turned on based on the high nibble data.
  • a second current source is turned on based on the low nibble data.
  • the two current sources provide pulse width modulation of the pixel current with a high degree of accuracy.
  • the present invention utilizes the two nibbles to control the voltages developed across two capacitors which directly control the total pixel current.
  • This method uses less circuitry, which consumes less power and is more compact. These are important features for portable, battery-operated systems. Additionally, the present invention is more suited for high resolution applications where the pixel count per line is high and the time available per pixel is too small for pulse width modulation.
  • U.S. Patent No. 4,030,090 to Endriz is also directed to a pulse width modulation display device.
  • Endriz discloses a flat cathode luminescent image display device employing a modulation mask which uses digital control circuitry.
  • the devices use an electron multiplier to intensify the electron beam.
  • Accelerating and gating electrodes with built-in capacitance are also included to control the flow of electrons to the final target, the light-emitting anode layers.
  • the device is enclosed in an evacuated glass envelope.
  • the panel thickness is 2.5 cm, in order to include the critical components of the pixel cell, including a photoemissive barium cathode, optical feedback to sustain electron emissions, the electron multiplier, high energy electron filters, accelerators, and focusing structures. This design requires vacuum sealed units with sufficient mechanical supports to avoid implosion.
  • the present invention design uses only hermetic sealing without a vacuum and does not require the complex electron gun or its associated complex control elements.
  • the simplicity of the present invention permits the pixel size to be reduced to approximately 0.01 mm width by 0.01 mm height. Such orders of magnitude differences in pixel size render the techniques used in U.S. Patent No. 4,030,090 inapplicable to the present invention.
  • the present invention uses a low voltage (+12 V), low power (battery operated) system rather than the high voltage (+50), high power system disclosed in U.S. Patent No. 4,030,090.
  • 4,030,090 uses standard pulse width modulation and adjusts the amplitude of the last two pulses to accomplish better gray scale resolution.
  • the present invention uses constant amplitude pulses to control the device drive signals, but instead of lining up the pulses side-by-side as in pulse width modulation, the pulses are effectively piled on top of each other, as in amplitude modulation, to accomplish a similar goal.
  • U.S. Patent No. 4,030.090 is not capable of meeting these requirements.
  • the pixel size of the design disclosed in U.S. Patent No. 4,030,090 is approximately 14.000 times larger than the pixel size of the present invention.
  • the known art comprises other patents employing techniques for modulating the electron beams of the display to enhance brightness.
  • U.S. Patent No. 4,077,054 to Endriz is directed to a method for enhancing the accuracy of pixel brightness.
  • the charge build-up on the screen of a display panel is proportional to the brightness of the light output from the pixel.
  • An assembly for generating a voltage that is proportional to the instantaneous charge on the screen and the pixel brightness.
  • the voltage is compared with the video input data and the current feed to the screen is automatically cut off when the correct level is reached. This approach is unrelated to that of the present invention.
  • U.S. Patent No. 5,404,074 to Watanabe et al. discloses a cold cathode emitter device. A storage capacitor is used with each pixel to stretch the duration of the pixel current to the full frame period to get enhanced brightness at lower anode voltages. This approach is unrelated to that of the present invention.
  • U.S. Patent No. 5,283,500 to Kochanski Another example of a cold cathode emitter device is disclosed in U.S. Patent No. 5,283,500 to Kochanski. This design uses series capacitors to improve the uniformity of illumination and provide protection against internal short circuits between the cathode and the grid. This design is unrelated to the present invention.
  • U.S. Patent No. 5,572,231 to Kobori discloses blanking pulses applied to gate electrodes in a drive device for a field emission display. These blanking pulses are intended to increase the switching speed and suppress spurious emissions normally present at the beginning of light emission. The design is unrelated to the present invention.
  • U.S. Patent No. 5,642,017 to Hush is directed to a pixel control circuit for flat panel field emission matrix-addressable array display. This circuit employs a single transistor per pixel and includes individual series resistors. Pixel brightness is controlled by a current-limiting resistor. The circuit is unrelated to the present invention.
  • U.S. Patent No. 5,617,111 to Saitoh discloses a circuit for driving a liquid crystal device. This circuit subdivides the incoming digital data into the most significant half and the least significant half. The decoded output voltage of the most significant half is applied to one end of the capacitor. The decoded output voltage of the least significant half is applied to the other end of the capacitor. An output amplifier is used to output the sum of the two voltages to drive the pixel. Better gray scale reproduction is achieved with a reduced number of external voltage supplies. It is common to use a single capacitor in connection with a pixel cell.
  • the present invention may employ two separate capacitors.
  • the arrangement of the present invention provides better noise immunity with improved accuracy of the gray scale reproduction with high density, low power and high speed applications.
  • U.S. Patent No. 5,566,010 to Ishii et al. discloses a liquid crystal display that is capable of providing a high precision and bright display.
  • the driving circuit for the display includes a pair of capacitors. These storage capacitors mask the delay that arises between the application of a polarizing voltage to the liquid crystal layer and the corresponding liquid crystal molecules. While one pixel is lit with the data previously stored in the first capacitor, the second pixel is fed the data stored in the second capacitor, preparing that second pixel for illumination.
  • This use of two storage capacitors in U.S. Patent No. 5,566,010 is unrelated to the present invention.
  • Applicants disclose a design using a variation of amplitude modulation that is less susceptible to excess noise and provides significantly enhanced gray scale resolution.
  • the use of digital-to-analog converters permits each voltage output step to be relatively large, which reduces the error in pixel brightness.
  • the use of one or more capacitors in the circuit enhances the accuracy of the gray scale through greater noise immunity.
  • Applicant has developed an innovative, economical, simple pixel driver circuit for a video display device having a plurality of pixels arranged in a matrix.
  • the pixel driver circuit may use constant amplitude pulses to control the device drive signals, thereby providing a high density, low power, lightweight, and compact product with no associated memory.
  • the driver circuit may comprise means for supplying digital pixel brightness input data; means for subdividing the digital input data, connected to the supplying means; means for converting the subdivided digital input data to analog input data, connected to the subdividing means; means for applying the analog input data to the driver circuit, connected to the converting means; at least one capacitor connected to the applying means; and means for feeding the analog input data to one of the plurality of pixels, connected to the applying means and to the at least one capacitor.
  • the applying means may comprise at least one p-type field effect transistor.
  • the means for feeding the analog input data to one of the plurality of pixels may comprise at least one p- type field effect transistor.
  • the digital input data may comprise 8 bits of data.
  • the subdivided digital input data may comprise a first half-byte of four higher order bits and a second half-byte of four lower order bits.
  • the converting means may comprise a first digital-to-analog converter for the four higher order bits and a second digital-to-analog converter for the four lower order bits.
  • the first digital-to-analog converter may convert the four higher order bits of digital input data into analog data of a first plurality of current values.
  • the first plurality of current values may comprise 16 discrete steps of 16nA each, to cover a range of 0 to 256nA.
  • the second digital-to-analog converter may convert the four lower order bits of digital input data into analog data of a second plurality of current values.
  • the second plurality of current values may comprise 16 discrete steps of lnA each, to cover a range of 0 to 16nA.
  • the applying means may comprise at least one p-type field effect transistor and at least one n-type field effect transistor.
  • the pixel driver circuit for a video display device may have a plurality of pixels arranged in a matrix, may use constant amplitude pulses to control the device drive signals, and may comprise means for supplying digital pixel brightness input data; means for converting the digital input data to analog input data, connected to the supplying means; means for applying the analog input data to the driver circuit, connected to the converting means; at least one capacitor connected to the applying means; and means for feeding the analog input data to one of the plurality of pixels, connected to the applying means and to the at least one capacitor.
  • the applying means may comprise at least one p-type field effect transistor.
  • the means for feeding the analog input data to one of the plurality of pixels may comprise at least one n-type field effect transistor; and the digital input data may comprise 8 bits of data.
  • the embodiment may further comprise a strobe column line. Alternatively, a ramp control line may be used.
  • Applicant further discloses a method of driving a pixel circuit in a video display device having a plurality of pixels arranged in a matrix and using constant amplitude pulses to control the device drive signals, comprising the steps of receiving a byte of digital pixel brightness input data; dividing the digital byte into a first half-byte of four higher order bits and a second half- byte of four lower order bits; converting the first half-byte into a first analog input signal; converting the second half-byte into a second analog input signal; applying the first analog input signal and the second analog input signal to the driver circuit; storing a charge on at least one capacitor in response to the analog input signals; feeding the first analog input signal and the second analog input signal to one of the plurality of pixels; and controlling the voltages developed across the at least one capacitor to directly control the total current fed to one of the plurality of pixels.
  • Fig. 1 depicts a schematic diagram of a pixel driver circuit with two storage capacitors according to a preferred embodiment of the present invention
  • Fig. 2 depicts a schematic diagram of a digital-to-analog converter for the four higher order bits according to the present invention
  • Fig. 3 depicts a schematic diagram of a digital-to-analog converter for the four lower order bits according to the present invention
  • Fig. 4 depicts a schematic diagram of a pixel driver circuit with two storage capacitors according to another embodiment of the present invention
  • Fig.5 depicts a schematic diagram of a pixel driver circuit with four capacitors according to another embodiment of the present invention.
  • Fig. 6 depicts a schematic diagram of a common cathode pixel cell driver with one capacitor for a high voltage process according to another embodiment of the present invention.
  • Fig. 7 depicts a schematic diagram of a common cathode pixel cell driver with one capacitor and a ramp control line according to another embodiment of the present invention.
  • FIG. 1 A first embodiment of a pixel driver circuit for improved gray scale resolution for video displays according to the present invention is shown in Fig. 1 as 10.
  • two capacitors Cl 110 and C2 120 are provided.
  • First end 111 of capacitor Cl 110 is connected to source 212 of first transistor Ql 210 and tied to positive voltage supply Vdd.
  • First end 121 of capacitor C2 120 is connected to source 222 of second transistor Q2220 and tied to positive voltage supply Vdd.
  • Second end 112 of capacitor Cl 110 is connected to gate 211 of first transistor Ql 210 and tied to drain 233 of third transistor Q3 230.
  • Second end 122 of capacitor C2 120 is connected to gate 221 of second transistor Q2 220 and tied to drain 243 of fourth transistor Q4240.
  • Gate 231 of third transistor Q3 230 and gate 241 of fourth transistor Q4240 are connected to complement to row line -ROW 152.
  • Source 232 of third transistor Q3 230 is connected to first column line COL 1 160.
  • Source 242 of fourth transistor Q4 240 is connected to second column line COL2 165.
  • Drain 213 of first transistor Ql 210 and drain 223 of second transistor Q2220 are tied together and connected to anode 101 of pixel Pxl 100.
  • Cathode 102 of pixel Pxl 100 is connected to a negative voltage (-12V) supply.
  • Transistors Ql 210, Q2 220, Q3 230, and Q4 240 are preferably p-type field effect transistors (P-FETs).
  • the 8-bit digital pixel brightness input data are subdivided into two "half-bytes.” Each half-byte contains 4-bits. The half-byte containing the four higher order bits is designated as the upper half byte ("UHB"). The half-byte containing the lower four bits is referred to as the lower half-byte (“LHB").
  • D/A converter 170 comprises a P-FET transistor connected to positive voltage supply Vdd, four resistors of varying values R, R/2, R/4 and R/8, and four digital input transistors that receive the UHB digital input data.
  • D/A converter 170 is incorporated in first column line COL 1 160, and is known in the art.
  • D/A converter 170 for the UHB operates as follows: using the resistor values as shown, the current drawn by the P-FET transistor covers the range 0 through 151 in steps of I. The actual value of the current at any time is controlled by the four digital inputs IN4 through IN7.
  • the voltage at the output node at first column line COL1 160 is therefore such that when applied to gate 211 of P-FET device Ql 210 in the pixel of Fig. 1, the current output of Ql 210 will correspond to the digital input data IN4 through IN7.
  • D/A converter 180 comprises a P-FET transistor connected to positive voltage supply Vdd, four resistors of varying values 16R, 8R, 4R, and 2R, and four digital input transistors that received the LHB digital input data.
  • D/A converter 180 is incorporated in second column line COL2 165, and is known in the art.
  • D/A converter 180 for the LHB operates as follows: using the resistor values as shown, the current drawn by the P- FET transistor covers the range 0 through ( 15/ 16) x I in steps of ( 1 / 16) x I .
  • the actual value of the current at any time is controlled by the four digital inputs IN0 through IN3.
  • the voltage at the output node of second column line COL2 165 is therefore such that when applied to gate 221 of P-FET device Q2220 in the pixel of Fig. 1, the current output of Q2 220 will correspond to the digital input data IN0 through IN3.
  • D/A converter 170 is incorporated into first column line COL1 160 and D/A converter
  • the circuit of Fig. 1 operates as follows: input current is drawn through D/A converters 170 and 180, which convert the digital input data to analog input voltages as described above.
  • the analog input voltage from D/A converter 170 is fed to COL1 160, while the analog input voltage from D/A converter 180 is fed to COL2 165.
  • the voltage from COL1 160 is applied to gate 211 of transistor Ql 210 and capacitor Cl 110.
  • the voltage from COL2 165 is applied to gate 221 of transistor Q2 220 and capacitor C2 120.
  • the analog input voltages are fed to capacitors Cl 110 and C2 120 by first column line COL1 160 and second column line COL2165 through the row selected P-FETs Q3 230 and Q4240.
  • the output currents of transistor Ql 210 and transistor Q2 220 are fed to pixel diode Pxl 100.
  • Capacitors Cl 110 and C2 120 may be charged or discharged by switching on transistors Q3 230 and Q4240 by bringing down -ROW line 152 and applying appropriate analog input voltages to first column line COL1 160 and second column line COL2 165.
  • the current output of transistor Ql 210 for a given input voltage is 16 times that of transistor Q2 220. Accordingly, the transconductance of Ql 210 is 16 times greater than that of Q2 220.
  • the total pixel current in pixel Pxl 100 is the sum of the currents supplied by Ql 210 and Q2 220 and will thus correspond to the digital input data contained in the 8-bit digital input lines IN0 through IN7, that is, a total of 256 gray levels.
  • the large steps of the present invention significantly reduce the overall error introduced in the pixel brightness due to line voltage drops, coupled noise, etc. which are always present in actual circuits.
  • the input voltage range of first transistor Ql 210 is sliced into 16 discrete steps of 16nA input current each, to cover a range of 0 to 256nA.
  • the input voltage range of second transistor Q2 220 is also sliced into 16 discrete steps of InA each to cover the range of 0 to 16nA.
  • the higher four bits of the input digital data generate the desired voltage level for the current to Ql 210 while the lower four bits of the input data provide the "fine tuning" to get to the correct gray level. Since the input dynamic range of 4.5 volts is sliced into 16 pieces by the D/A converters, the errors associated with very fine slicing (256 slices) used in known pixel cell designs are significantly reduced.
  • FIG. 4 another alternate embodiment is shown as 20.
  • two additional devices Q5 250 and Q6 260 are added to cancel out the effects of the gate-to-drain capacitors of Q3 230 upon the charges stored in first capacitor Cl 110 and second capacitor C2 120.
  • First end 111 of capacitor Cl 110 is connected to source 212 of first transistor Ql 110 and tied to positive voltage supply Vdd.
  • First end 121 of capacitor C2 120 is connected to source 222 of second transistor Q2 220 and tied to positive voltage supply Vdd.
  • Second end 112 of capacitor Cl 110 is connected to gate 211 of first transistor Ql 210 and tied to drain 223 of third transistor Q3 230 and to drain 253 of fifth transistor 250.
  • Second end 122 of capacitor C2 120 is connected to gate 221 of second transistor Q2 220 and tied to drain 243 of fourth transistor Q4 240 and to drain 263 of sixth transistor Q6 260.
  • Gate 231 of third transistor Q3 230 and gate 241 of fourth transistor Q4 240 are connected to compliment to row line -ROW 152.
  • Source 232 of third transistor Q3 230 and source 252 of fifth transistor Q5250 are tied together and connected to first column line COLl 160.
  • Source 242 of fourth transistor Q4 240 and source 262 of sixth transistor Q6 260 are tied together and connected to second column line COL2 165.
  • Drain 213 of first transistor Ql 210 and drain 223 of second transistor Q2 220 are tied together and connected to anode 101 of pixel Pxl 100.
  • Pxl 100 is connected to negative voltage.
  • Gates 251 and 261 of fifth transistor Q5 250 and sixth transistor Q6 260 are connected to external signal ROW 150, which is the complement of the -ROW 152 signal used with third transistor Q3 230 and fourth transistor Q4 240.
  • Devices Q5 250 and Q6 260 are preferably n- type field effect transistors (N-FETs).
  • the alternative embodiment 20 shown in Fig. 4 operates as follows: When -ROW 152 goes up to turn off transistor Q3 230 and transistor Q4 240, ROW 150 goes down to turn off transistor Q5 250. and transistor Q6 260 and vice versa.
  • the input data get additional parallel paths to first capacitor Cl 110 and second capacitor C2 120, and the circuit remains unchanged from circuit 20 shown in Fig. 4 except that the additional unwanted charges supplied to capacitors Cl 110 and C2 120 by the gate-drain capacitors of third transistor Q3 230 and fourth transistor Q4 240 are neutralized by equal but opposite charges supplied by the gate-to-drain capacitors of fifth transistor Q5 250 and sixth transistor Q6 260.
  • the effects of the gate-drain capacitors of devices Q3 230 and Q4240 may be neutralized by adding the two extra complimentary devices Q5 250 and Q6 260, along with an extra complimentary row drive.
  • pixel driver circuit 30 is provided with third capacitor C3 130 and fourth capacitor C4 140, replacing transistors Q5 250 and Q6 260 shown in embodiment 20 of Fig.4.
  • First end 131 of capacitor C3 130 is connected to row line ROW 150.
  • Second end 132 of capacitor C3 130 is connected to gate 211 of first transistor Ql 210 and tied to drain 223 of third transistor Q3 230 and to second end 112 of capacitor Cl 110.
  • capacitor C4 140 is also connected to row line ROW 150.
  • Second end 142 of capacitor C4 140 is connected to gate 221 of second transistor Q2 220 and tied to drain 243 of fourth transistor Q4 240 and to second end 122 of capacitor C2 120.
  • Capacitors C3 130 and C4 140 are equivalent to gate-to-drain capacitors of Q3 230 and Q4 240, respectively. Since Q3 230 and Q4 240 are very small, they may be implemented as simple overlap capacitors between two conducting layers.
  • Pixel cell 40 is provided with a single capacitor Cl 110 and a single D/A converter 185 that converts all 8-bits of digital pixel brightness input data into analog voltage.
  • D/A converter 185 is incorporated into column line DATA 169.
  • First end 111 of capacitor 110 is connected to positive voltage supply Vdd and to source 242 of fourth transistor Q4 240.
  • Second end 112 of capacitor 110 is connected to gate 241 of fourth transistor Q4 240 and drain 233 of third transistor Q3 230.
  • Gate 211 offirst transistor Ql 210, gate 221 of second transistor Q2220, and gate 251 of fifth transistor Q5 250 are tied to row line -ROW 152.
  • Q3 230 is tied to drain 213 offirst transistor Ql 210.
  • Source 212 offirst transistor Ql 210 is tied to column strobe line -STR 168.
  • Source 222 of second transistor Q2 220 is tied to column line DATA 169.
  • Source 232 of third transistor Q3 230 is connected to drain 223 of second transistor Q2 220.
  • Drain 243 of fourth transistor Q4 240 is connected to drain 253 of fifth transistor Q5 250.
  • Source 252 of fifth transistor Q5 250 is connected to anode 101 of pixel Pxl 100.
  • Third transistor Q3 230 and fourth transistor Q4 240 are preferably P-FETs.
  • Fifth transistor Q5 250 is preferably an N-FET.
  • the circuit of Fig. 6 operates as follows: digital pixel brightness input data are converted to analog voltage by D/A converter 185.
  • D/A converter 185 When the input analog voltage on column line DATA 169 is valid, row and column are selected by bringing down -ROW 152 and column -STR 168 lines to turn on transistors Ql 210, Q2 220 and Q3 230.
  • the analog voltage on DATA line 169 passes through Q2220 and Q3 230 to charge up storage capacitor Cl 110 connected to gate 241 of output device Q4 240.
  • capacitor Cl 110 Once capacitor Cl 110 is charged up, -STR line 168 is brought up (+5V) to switch off transistor Q3 230 via transistor Ql 210. This operation does not affect the voltage stored on capacitor C 1 110 except for the switching transient passed on through the gate- drain capacitance of Q3 230.
  • the row line is deselected by bringing up -Row line 152 to +5 volts, thereby turning off transistors Ql 210 and Q2220; transistor Q3 230 is already off.
  • gate 250 of fifth transistor Q5 250 is tied to the row line -ROW 152.
  • device Q5 250 turns on at this time and the output current of Q4240 is supplied to pixel Pxl 100.
  • Cathode 102 of pixel Pxl 100 is tied to -12volts. The pixel current depends upon the voltage stored on the capacitor and continues to flow through pixel Pxl 100 until row line -ROW 152 is selected again during the next frame period. Then the cycle is repeated.
  • pixel driver circuit 50 is a modification of circuit 40 shown in Fig. 6.
  • source 242 of fourth transistor Q4 240 is disconnected from the +5V (Vdd) supply and is tied to external node RAMP 190.
  • pixel cell 50 is provided with single capacitor Cl 110 and a single D/A converter 185 that converts all 8-bits of digital pixel brightness input data into analog voltage. D/A converter 185 is incorporated into column line DATA 169.
  • First end 111 of capacitor 110 is connected to positive voltage supply Vdd.
  • Second end 112 of capacitor 110 is connected to gate 241 of fourth transistor Q4 240 and drain 233 of third transistor Q3 230.
  • Gate 211 of first transistor Q2 210, gate 221 of second transistor Q2220. and gate 251 of fifth transistor Q5 250 are tied to row line -ROW 152.
  • Gate 231 of third transistor Q3 230 is tied to drain 213 offirst transistor Ql 210.
  • Source 212 of first transistor Ql 210 is tied to column strobe line -STR 168.
  • Source 222 of second transistor Q2 220 is tied to column line DATA 169.
  • Source 232 of third transistor Q3 230 is connected to drain 223 of second transistor Q2220.
  • Drain 243 of fourth transistor Q4240 is connected to drain 253 of fifth transistor Q5 250.
  • Source 252 of fifth transistor Q5 250 is connected to anode 101 of pixel Pxl 100.
  • Cathode 102 of pixel Pxl 100 is connected to negative voltage.
  • Third transistor Q3 230 and fourth transistor Q4240 are preferably P-FETs.
  • Fifth transistor Q5 250 is preferably an N-FET.
  • Circuit 50 of Fig. 7 operates as follows: RAMP 190 voltage is raised from 0V to +5V linearly; then dropped to 0V and the cycle is repeated. With capacitor Cl 110 discharged, gate 241 of fourth transistor Q4 240 is held at +5V and Q4 240 remains off throughout the ramp cycle. The pixel current is zero. With capacitor C 1 110 fully charged (+5V), gate 241 of Q4240

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

On décrit un circuit de commande de pixels destiné à un panneau d'affichage plat. Ce circuit comprend au moins un condensateur de stockage (110) pour chaque pixel (100) et met en oeuvre des convertisseurs numériques-analogiques (170, 180) qui subdivisent les données d'entrée numériques relatives à la luminance du pixel et produisent une résolution en niveaux de gris améliorée. Les données subdivisées sont converties en données d'entrée analogiques et contrôlées au moyen d'impulsions à amplitude constante. Les étapes de sortie de tension relativement considérables du procédé de l'invention réduisent, en ce qui concerne la luminance du pixel, l'erreur due aux chutes de tension dans les lignes et au bruit associé.
PCT/US1999/007207 1998-04-03 1999-04-01 Circuit de commande de pixels ameliore donnant une resolution en niveaux de gris plus nette et precise WO1999052095A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP99914323A EP1072032A1 (fr) 1998-04-03 1999-04-01 Circuit de commande de pixels ameliore donnant une resolution en niveaux de gris plus nette et precise

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US8059698P 1998-04-03 1998-04-03
US60/080,596 1998-04-03

Publications (1)

Publication Number Publication Date
WO1999052095A1 true WO1999052095A1 (fr) 1999-10-14

Family

ID=22158379

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1999/007207 WO1999052095A1 (fr) 1998-04-03 1999-04-01 Circuit de commande de pixels ameliore donnant une resolution en niveaux de gris plus nette et precise

Country Status (2)

Country Link
EP (1) EP1072032A1 (fr)
WO (1) WO1999052095A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001075853A1 (fr) * 2000-03-31 2001-10-11 Seiko Epson Corporation Circuit de commande de pixels compense pour dispositif electroluminescent organique
US7535450B2 (en) 2002-02-19 2009-05-19 Thomson Licensing Method and apparatus for sparkle reduction using a split lowpass filter arrangement
WO2022116283A1 (fr) * 2020-12-02 2022-06-09 Tcl华星光电技术有限公司 Circuit d'attaque de panneau et panneau d'affichage
WO2024026602A1 (fr) * 2022-08-01 2024-02-08 Jade Bird Display (shanghai) Limited Système et procédé de pilotage de diodes électroluminescentes

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108648682A (zh) * 2018-06-29 2018-10-12 厦门天马微电子有限公司 一种像素补偿方法及装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5477110A (en) * 1994-06-30 1995-12-19 Motorola Method of controlling a field emission device
US5617111A (en) * 1992-12-02 1997-04-01 Nec Corporation Circuit for driving liquid crystal device
US5642017A (en) * 1993-05-11 1997-06-24 Micron Display Technology, Inc. Matrix-addressable flat panel field emission display having only one transistor for pixel control at each row and column intersection

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5617111A (en) * 1992-12-02 1997-04-01 Nec Corporation Circuit for driving liquid crystal device
US5642017A (en) * 1993-05-11 1997-06-24 Micron Display Technology, Inc. Matrix-addressable flat panel field emission display having only one transistor for pixel control at each row and column intersection
US5477110A (en) * 1994-06-30 1995-12-19 Motorola Method of controlling a field emission device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001075853A1 (fr) * 2000-03-31 2001-10-11 Seiko Epson Corporation Circuit de commande de pixels compense pour dispositif electroluminescent organique
US7535450B2 (en) 2002-02-19 2009-05-19 Thomson Licensing Method and apparatus for sparkle reduction using a split lowpass filter arrangement
WO2022116283A1 (fr) * 2020-12-02 2022-06-09 Tcl华星光电技术有限公司 Circuit d'attaque de panneau et panneau d'affichage
US11705054B2 (en) 2020-12-02 2023-07-18 Tcl China Star Optoelectronics Technology Co., Ltd. Display panel driving circuit and display panel
WO2024026602A1 (fr) * 2022-08-01 2024-02-08 Jade Bird Display (shanghai) Limited Système et procédé de pilotage de diodes électroluminescentes

Also Published As

Publication number Publication date
EP1072032A1 (fr) 2001-01-31

Similar Documents

Publication Publication Date Title
US9311845B2 (en) Method and apparatus for gray-scale gamma correction for electroluminescent displays
US8593379B2 (en) System and method for determining an overall brightness level of an image to be displayed in a frame period in electroluminescent display devices
US6215466B1 (en) Method of driving an electro-optical device
US6479940B1 (en) Active matrix display apparatus
US9019181B2 (en) Electroluminescent display using bipolar column drivers
US7079124B2 (en) Active matrix display device and driving method thereof
EP0812463B1 (fr) Dispositif de commande des cellules utilisees dans un affichage a emission par effet de champ
US6091381A (en) Display device
US11100869B2 (en) Semiconductor apparatus for driving display device
US5936597A (en) Cell driving device for use in field emission display
EP1072032A1 (fr) Circuit de commande de pixels ameliore donnant une resolution en niveaux de gris plus nette et precise
US6411269B1 (en) Column charge coupling method and device
US6862010B2 (en) Method and device for controlling the voltage of a matrix structure electron source, with regulation of the emitted charge
US6369783B1 (en) Cell Driving apparatus of a field emission display
US6031344A (en) Method for driving a field emission display including feedback control
JPH07168546A (ja) 電界放出ディスプレイ
KR100230076B1 (ko) 전계 방출 표시기의 셀 구동 회로
US6778159B1 (en) Active matrix display and a method of driving the same
US20030205768A1 (en) Active matrix current source controlled gray level tunable FED

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1999914323

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 09647429

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 1999914323

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1999914323

Country of ref document: EP