WO1999045674A1 - Automatic encoding/decoding system - Google Patents

Automatic encoding/decoding system Download PDF

Info

Publication number
WO1999045674A1
WO1999045674A1 PCT/JP1998/000883 JP9800883W WO9945674A1 WO 1999045674 A1 WO1999045674 A1 WO 1999045674A1 JP 9800883 W JP9800883 W JP 9800883W WO 9945674 A1 WO9945674 A1 WO 9945674A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
discrete time
encrypted data
chaotic
encryption
Prior art date
Application number
PCT/JP1998/000883
Other languages
French (fr)
Japanese (ja)
Inventor
Hiroshi Nozawa
Harumi Takebayashi
Original Assignee
Tact Service Co., Ltd.
Chaotic Toys Factory Ltd.
Jujo Electronics Corporation
Moct Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tact Service Co., Ltd., Chaotic Toys Factory Ltd., Jujo Electronics Corporation, Moct Ltd. filed Critical Tact Service Co., Ltd.
Priority to PCT/JP1998/000883 priority Critical patent/WO1999045674A1/en
Priority to CN98813971.5A priority patent/CN1291391A/en
Publication of WO1999045674A1 publication Critical patent/WO1999045674A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/065Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
    • H04L9/0656Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
    • H04L9/0662Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher with particular pseudorandom sequence generator
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/34Encoding or coding, e.g. Huffman coding or error correction

Definitions

  • the present invention relates to an automatic encryption / decryption system for protecting data.
  • the present invention has been made in view of the above-mentioned current situation of encryption and decryption, and has as its object to realize an automatic decryption that can efficiently perform decryption from an arbitrary position while eliminating useless operations.
  • An object of the present invention is to provide an encryption / decryption system.
  • the present inventors have conducted intensive research and have succeeded in using the immediately preceding encrypted data as an initial value to generate a pseudo-random number in order, as an initial value. Found that only one pseudo-random number was needed, and completed a cryptosystem that could be decrypted at any time.
  • they after further intensive research, they have introduced a differential structure into a functional system, and have completed an industrially extremely effective cryptosystem that functions without sharing the initial values.
  • a first embodiment of the present invention provides an automatic encryption / decryption system that encrypts plaintext data using pseudo-random numbers and decrypts the encrypted data into plaintext data.
  • a first pseudo-random number generating means for generating a pseudo-random number to be used for encrypting the next plain data based on the immediately-encrypted data already encrypted when encrypting a plurality of plain text data;
  • Encryption means for encrypting the next plaintext data into encrypted data using the pseudorandom number generated by the first pseudorandom number generation means
  • a second pseudo-random number generating means for generating a pseudo-random number at the time of decryption based on the first encrypted data of the continuous encrypted data when decrypting the plurality of encrypted data;
  • Decryption means for decrypting the next successive cipher data into plaintext data using the pseudorandom number generated by the second pseudorandom number generation means;
  • the second embodiment of the present invention provides a method in which 0 ⁇ xc (t) +1 is an internal retained value of the cipher at the discrete time t, and 0.5-yc (t) ⁇ 0. 5 is the sum of inputs to the chaotic cipher at discrete time t, 0 ⁇ zc (t) ⁇ 1 is the output of the chaotic cipher at discrete time t, and 0 ⁇ s (t) ⁇ 1 is the input at discrete time t.
  • 0 ⁇ ⁇ 1 is the attenuation constant of the internal holding value X c (t)
  • 0 ⁇ 3 ⁇ 0.5 is the gain constant from the sum yc (t) of inputs to the output zc (t), 0 ⁇ 7 ⁇ 0.5 as a threshold for the internal holding value xc (t), and 0 ⁇ e ⁇ 1 as a coupling constant that determines the intensity of chaotic modulation.
  • X c (t + 1) (1- ⁇ ) ⁇ ⁇ c (t) + (1-a) z c (t) ⁇ + ⁇ s (t)
  • Encryption means for encrypting the plaintext data into encrypted data based on
  • 0 ⁇ d (t) ⁇ 1 is the internal held value of the chaotic decoder at discrete time t
  • 1 0.5 ⁇ yd (t) ⁇ 0.5 is the sum of inputs to the chaotic decoder at discrete time t
  • 0 Let ⁇ zd (t) ⁇ 1 be the output of the chaotic decoder at discrete time t, and 0 * s (t) * 1 be the decoded signal at discrete time t.
  • ⁇ s (t) [xc (t + 1)-xd (t + 1)-(1 ⁇ ) a ⁇ xc (t)-xd (t) ⁇ ] ⁇ ⁇
  • Decryption means for decrypting the encrypted data based on
  • An automatic encryption / decryption system having the following features.
  • FIG. 1 is a block diagram showing the configuration of an embodiment of the encryption system according to the present invention.
  • FIG. 2 is a block diagram showing a configuration of an embodiment of the decoding system according to the present invention.
  • FIG. 3 is an explanatory diagram of the encryption processing according to the embodiment of the present invention.
  • FIG. 4 is an explanatory diagram of the decoding process according to the embodiment of the present invention.
  • FIG. 5 is an explanatory diagram of application of the embodiment of the present invention to a personal computer.
  • 1, 16, and 20 are subtractors
  • 2, 6, 15, 17, 17, 22, 24, and 2 7 is a multiplier
  • 3, 18, 25, 26 is an adder
  • 5 23 is a function operator
  • 0, 1, 1 and 2 are registers
  • Reference numerals 14 and 28 denote delay circuits
  • reference numerals 29, 30, 30, 31, 32 and 33 denote registers.
  • the output terminal of the multiplier 27 connected to the input terminal of the system is connected to one input terminal of the adder 26
  • the output terminal of the adder 26 is connected to the output terminal of the system and the input terminal of the delay circuit 28, and the output terminal of the delay circuit 28 is connected to the inverting input terminal of the subtractor 21 and one input of the multiplier 24.
  • the output terminal of the multiplier 24 is connected to one input terminal of the adder 25.
  • the output terminal of the subtracter 21 is connected to one input terminal of the multiplier 22, and the output terminal of the multiplier 22 is connected to one input terminal of the function operator 23.
  • the output terminal of the adder 25 is connected to the other input terminal of the adder 25, and the output terminal of the adder 25 is connected to the other input terminal of the adder 26.
  • Register 31 is connected to the non-inverting input terminal of subtracter 21
  • register 32 is connected to the other input terminal of multiplier 22
  • register 33 is connected to the other input terminal of function calculator 23.
  • Register 30 is connected to the other input terminal of 24, and register 29 is connected to the other input terminal of multiplier 27, respectively.
  • 0 ⁇ xc (t) ⁇ 1 is set to an internally held value at discrete time t
  • 0.5 ⁇ yc (t) to 0.5 is set to a chaotic cipher at discrete time t.
  • 0, zc (t) x 1 is the output of the chaotic cipher at discrete time t, 0 x s (: t) x 1 is the input signal at discrete time t, and 0 ⁇ « ⁇ 1 is the internal
  • the damping constant of the holding value c (t), 0 x / 3 x 0.5 is the gain constant from the input sum yc (t) to the output zc (t), 0 ⁇ 7 x 0.5 is the internal holding value xc ( t), where 0 ⁇ £ ⁇ 1 is a coupling constant that determines the intensity of chaotic modulation.
  • c (t + 1) (1- ⁇ ) ⁇ c (t) + (1-) z c (t) ⁇ + ⁇ s
  • the expression (3) is executed by the subtractor 21, the expression (9) is executed by the multiplier 22 and the function calculator 23, and the expression (8) is executed by the multiplier 24.27. , Performed by adders 25, 26.
  • the internal value is sequentially updated by the above equations (3) and (9).
  • the current internal value is subtracted from the value of the register 31 by the subtracter 21, multiplied by the value of the register 32 by the multiplier 22, and sent to the function calculator 23.
  • the output of the function operation unit 23 is sent to an adder 25, which is added to the current internal value multiplied by the value of the register 30 by a multiplier 24 and sent to an adder 26.
  • This signal is the signal that disturbs the original signal and encrypts it.
  • This signal is added by the adder 26 to the original signal multiplied by the value of the register 29 by the multiplier 27. In this way, the encryption is obtained. This is also the new internal value.
  • the multiplier 27 can be completed by a shift operation unit, and needless to say, it can be configured at high speed and at low cost. .
  • the input terminals of the system are connected to one input terminal of the subtractor 1, the input terminal of the delay circuit 13 and the non-inverting human terminal of the subtractor 20.
  • the output terminal of the subtractor 20 is connected to one input terminal of the multiplier 15, and the output terminal of the multiplier 5 is connected to the output terminal of the system.
  • the output terminal is connected to one input terminal of the multiplier 6, and
  • the output terminal 6 is connected to one input terminal of the function calculator 5, and the output terminal of the function calculator 5 is connected to one input terminal of the adder 3.
  • the output terminal of the adder 3 is connected to the input terminal of the delay circuit 13, the output terminal of the delay circuit 13 is connected to one input terminal of the multiplier 2, and the output terminal of the multiplier 2 Is connected to the other input terminal of the adder 3.
  • the output terminal of the delay circuit 13 is also connected to the non-inverting input terminal of the subtractor 16, and the output terminal of the subtracter 16 is connected to one input terminal of the multiplier 17.
  • the output terminal of the multiplier 17 is connected to one input terminal of the adder 18, and the other input terminal of the adder 18 is connected to the output terminal of the adder 3.
  • the output terminal of the adder 18 is connected to the inverting input terminal of the subtractor 20, and the output terminal of the adder 20 is connected to one input terminal of the adder 15 as described above.
  • Register 10 is connected to the inverting input terminal of subtracter 1
  • register 11 is connected to the other input terminal of multiplier 6
  • register 12 is connected to the other input terminal of function calculator 5, and the other input terminal of multiplier 2 is connected.
  • the register 8b is connected to the terminal
  • the register 8a is connected to the other input terminal of the multiplier 17, and the register 7 is connected to the other input terminal of the multiplier 1.5.
  • 0 ⁇ xd (t) ⁇ 1 is the internal holding value of the power decoder at the discrete time t
  • 0.5 ⁇ yd (t) ⁇ 0.5 is the discrete time.
  • Equations (10), (11), and (13) are converted to the following equations (14) to (16) for convenience in decoding by the decoding system in FIG. rewrite.
  • the subtractor 1 executes the equation (1 2), and the arithmetic unit 2 and the adder
  • the constants of the respective expressions are given in registers 7 to 12. It is used to use the data before the delay circuits 13 and 14.
  • the initial values d 0 and c 0 are used for the first decoding process, respectively.
  • c 0 is the first data of the ciphertext.
  • the multiplier 15 can execute the shift operation if ⁇ is set to a power of two, and it goes without saying that the processing time can be reduced.
  • FIGS. 1 and 2 Some of the encryption circuits and the decryption circuits shown in FIGS. 1 and 2 can be used in common. When a device having both functions is to be manufactured, the cost can be reduced by using them in common. In the case of a single function, an ASIC with both functions can be used.
  • Figure 3 shows the process of encrypting three pieces of data. Pseudorandom numbers are added by the process (b) using the first data of the data sequence (a) to be encrypted and an optional initial value (c). The first encrypted data is obtained. For the second encrypted data, the process (b) works using the second data of the data sequence (a) and the first encrypted data given instead of the initial value, and the second encrypted data is obtained. .
  • Figure 4 shows how the encrypted data sequence (d) can be decrypted to obtain a decrypted data sequence (f) by the process (e) of removing pseudorandom numbers.
  • this process is formulated using an equation. Assuming that the data sequence to be encrypted is s, the random data used for encryption 1 is ⁇ , the parameter indicating the degree of encryption is ⁇ , and the encrypted data sequence is X, the encryption process is as follows: Can be indicated by
  • the initial value is also used for decryption by incorporating a chaotic dynamical system consisting of independent initial conditions in the encryption process and the decryption process. Not automatic encryption ⁇ Decryption system is obtained.
  • data to be encrypted is transmitted from the personal computer 34 to the encrypting device 35 using the USB, which is a general-purpose I / 0 port, as shown in FIG.
  • the encryption device 35 encrypts the data by a built-in electronic circuit, and sends the obtained encryption back to the personal computer using USB.
  • the plaintext may be sent to the user, and the ciphertext may be sent back as a whole, or may be sent and received for each data. If an initial value is needed for the first decryption, the data should be prepended to the ciphertext. The reason is that the value is used for decoding the first data. With this configuration, it is not necessary to specially treat the decoding process of the first decoding in the decoding algorithm. In other words, decrypting the subsequent data can be obtained by processing the data that connects the first data of two consecutive data as the initial value as encryption.
  • data at an arbitrary position in a data string can be instantaneously decoded using two pieces of data without using unnecessary operations, and particularly, large capacity. It has a great effect on data, for example, image data.
  • a chaotic dynamical system when used, a dynamical system consisting of independent initial conditions is used for encryption and decryption, so that there is no need to know any initial values. Is obtained.
  • an image in which the original image has been disturbed can be obtained by arbitrarily controlling the degree of “disturbance”. This is particularly effective in cases where the service is provided with a different password.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Storage Device Security (AREA)

Abstract

An automatic encoding/decoding system with which useless arithmetic processings can be eliminated from an arbitrary position and efficient decoding can be performed. When plain text data are encoded, pseudorandom numbers which are used for encoding the next plain text data are generated by a first pseudorandom number generating means in accordance with encoded data encoded immediately before. The next plain text data are encoded into coded data by an encoding means by using the pseudorandom numbers. When coded data are decoded, pseudorandom numbers for decoding are generated by a second pseudorandom number generating means in accordance with the first coded data of continuous coded data, and the next coded data of the continuous code data are decoded into plain text data by a decoding means by using the pseudorandom numbers generated by the second pseudorandom number generating means. Thus, useless arithmetic processings can be eliminated from an arbitrary position and efficient decoding can be performed.

Description

明 細 書  Specification
自動暗号 ·複号化システム  Automatic encryption and decryption system
(技術分野)  (Technical field)
本発明はデータを保護する自動暗号 ·複号化システムに関するものである。  The present invention relates to an automatic encryption / decryption system for protecting data.
(背景技術)  (Background technology)
従来、 デ一夕を暗号化して保護する方法として情報データを一定のルールを使 つて置換する方法や、 ランダムなデ一夕を加えて隠す方法が提案されてきた。 前者においては暗号化 ·復号化の両過程において複数のデータを組み合わせて 使用するため任意の場所や時間から復号を開始することが困難であった。  Hitherto, as a method of encrypting and protecting data, a method of replacing information data with a certain rule, and a method of adding random data and hiding the data have been proposed. In the former case, it is difficult to start decryption from an arbitrary place or time because a combination of multiple data is used in both the encryption and decryption processes.
後者においては暗号化 ·復号化の両過程において同じランダムデータを発生さ せる必要があるので、 最後のデータだけ復号したい場合でも最初からランダムデ —タを順次発生させる必要があり、 無駄な計算を必要としていた。 これは大容量 のデータ、 例えば画像データを扱う場合極めて非効率的であった。 またいわゆる 初期値や種を暗号化 ·復号化の両過程で共有する必要があり、 暗号化通信を行う 場合はそれらの値を伝送しなければならず不便、 かつ危険であった。  In the latter case, it is necessary to generate the same random data in both the encryption and decryption processes. Therefore, even if it is desired to decrypt only the last data, it is necessary to generate random data sequentially from the beginning. Needed. This was extremely inefficient when dealing with large amounts of data, for example image data. In addition, it was necessary to share the so-called initial values and seeds in both the encryption and decryption processes. When performing encrypted communication, these values had to be transmitted, which was inconvenient and dangerous.
(発明の開示)  (Disclosure of the Invention)
本発明は、 前述したような暗号化及び復号化の現状に鑑みてなされたものであ り、 その目的は任意の位置から無駄な演算を省いて効率的に復号化を行なうこと が可能な自動暗号 ·複号化システムを提供することにある。  The present invention has been made in view of the above-mentioned current situation of encryption and decryption, and has as its object to realize an automatic decryption that can efficiently perform decryption from an arbitrary position while eliminating useless operations. An object of the present invention is to provide an encryption / decryption system.
本発明者等はこの目的に沿って、 鋭意研究した結果疑似乱数の発生に用いる初 期値として 1つ前の暗号化済みのデータを順次、 初期値として使用することによ り復号の際には疑似乱数を 1個だけ得ればよいことを見い出し、 随時復号可能な 暗号システムを完成するに至った。 またさらに鋭意研究を重ねて差分構造を関数 系に導入して初期値を共有しなくても機能する、 産業上極めて有効な暗号システ ムをも完成するに至った。  For this purpose, the present inventors have conducted intensive research and have succeeded in using the immediately preceding encrypted data as an initial value to generate a pseudo-random number in order, as an initial value. Found that only one pseudo-random number was needed, and completed a cryptosystem that could be decrypted at any time. In addition, after further intensive research, they have introduced a differential structure into a functional system, and have completed an industrially extremely effective cryptosystem that functions without sharing the initial values.
前記目的を達成するために、 本発明の第 1の実施態様は、 疑似乱数を用いて平 文データを暗号デ一夕に暗号化し、 暗号デ一タを平文データに復号化する自動暗 号 ·復号化システムにおいて、 複数の平文データの暗号化時に、 すでに暗号化された直前の暗号化データに基 づいて次の平文データの暗号化に使用する疑似乱数を作成する第 1の疑似乱数作 成手段と、 In order to achieve the above object, a first embodiment of the present invention provides an automatic encryption / decryption system that encrypts plaintext data using pseudo-random numbers and decrypts the encrypted data into plaintext data. In the decryption system, A first pseudo-random number generating means for generating a pseudo-random number to be used for encrypting the next plain data based on the immediately-encrypted data already encrypted when encrypting a plurality of plain text data;
該第 1の疑似乱数作成手段で作成された疑似乱数を用いて前記次の平文データ を暗号データに暗号化する暗号化手段と、  Encryption means for encrypting the next plaintext data into encrypted data using the pseudorandom number generated by the first pseudorandom number generation means;
複数の暗号データの復号化時に、 連続した暗号データの最初の暗号データに基 づいて復号時の疑似乱数を作成する第 2の疑似乱数作成手段と、  A second pseudo-random number generating means for generating a pseudo-random number at the time of decryption based on the first encrypted data of the continuous encrypted data when decrypting the plurality of encrypted data;
該第 2の疑似乱数作成手段で作成された疑似乱数を用いて連続した次の暗号デ 一タを平文データに復号化する復号化手段と、  Decryption means for decrypting the next successive cipher data into plaintext data using the pseudorandom number generated by the second pseudorandom number generation means;
を有する自動暗号 ·複号化システムを特徴とするものである。  It is characterized by an automatic encryption and decryption system having
また同様に前記目的を達成するため本発明の第 2の実施態様は、 0 < x c ( t ) く 1を離散時刻 tにおける暗号子の内部保持値、 — 0. 5く y c ( t ) < 0. 5を離散時刻 tにおけるカオス暗号子への入力の総和、 0 < z c ( t ) < 1を離 散時刻 tにおけるカオス暗号子の出力、 0 < s ( t ) < 1を離散時刻 tにおける 入力信号とし、 0 < α < 1を内部保持値 X c ( t ) の減衰定数、 0 < 3 < 0. 5 を入力の総和 y c ( t ) から出力 z c ( t ) への利得定数、 0 < 7 < 0. 5を内 部保持値 x c ( t ) に対する閾値、 0 < e < 1をカオス変調の強度を決める結合 定数として、  Similarly, in order to achieve the above-mentioned object, the second embodiment of the present invention provides a method in which 0 <xc (t) +1 is an internal retained value of the cipher at the discrete time t, and 0.5-yc (t) <0. 5 is the sum of inputs to the chaotic cipher at discrete time t, 0 <zc (t) <1 is the output of the chaotic cipher at discrete time t, and 0 <s (t) <1 is the input at discrete time t. 0 <α <1 is the attenuation constant of the internal holding value X c (t), 0 <3 <0.5 is the gain constant from the sum yc (t) of inputs to the output zc (t), 0 <7 <0.5 as a threshold for the internal holding value xc (t), and 0 <e <1 as a coupling constant that determines the intensity of chaotic modulation.
X c ( t + 1 ) = ( 1 - ε ) {α χ c ( t ) + ( 1 - a) z c ( t ) } + ε s ( t )  X c (t + 1) = (1-ε) {α χ c (t) + (1-a) z c (t)} + ε s (t)
z c ( t ) = f {y c ( t ) } = 0 - y c ( t ) <  z c (t) = f {y c (t)} = 0-y c (t) <
z c ( t ) = f {y c ( t ) } = 0. 5 (y c ( t ) / β + 1 )  z c (t) = f {y c (t)} = 0.5 (y c (t) / β + 1)
'—— β≤ c ( t ) ≤ β z c ( t ) - f { y c ( t ) } = 1 -y c ( t ) > β  '—— β≤ c (t) ≤ β z c (t)-f {y c (t)} = 1 -y c (t)> β
y c ( t ) = r ~ x c ( t )  y c (t) = r ~ x c (t)
に基づいて平文データを暗号データに暗号化する暗号化手段と、  Encryption means for encrypting the plaintext data into encrypted data based on
0 < d ( t ) < 1を離散時刻 tにおけるカオス復号子の内部保持値、 一 0. 5 < y d ( t ) < 0. 5を離散時刻 tにおけるカオス復号子への入力の総和、 0 < z d ( t ) < 1を離散時刻 tにおけるカオス復号子の出力、 0く * s ( t ) く 1を離散時刻 tにおける復号信号として、 0 <d (t) <1 is the internal held value of the chaotic decoder at discrete time t, 1 0.5 <yd (t) <0.5 is the sum of inputs to the chaotic decoder at discrete time t, 0 Let <zd (t) <1 be the output of the chaotic decoder at discrete time t, and 0 * s (t) * 1 be the decoded signal at discrete time t.
X d ( t + 1 ) = (1 - ε) {α χ d ( t ) + ( 1 - α ) ζ d ( t ) } z d ( t ) = f {y d ( t ) } = 0 -y d ( t ) < - β  X d (t + 1) = (1-ε) {α χ d (t) + (1-α) ζ d (t)} zd (t) = f {yd (t)} = 0 -yd (t ) <-β
d ( t ) = f {y d ( t ) } . 5 (y d ( t ) / β + 1)  d (t) = f {y d (t)}. 5 (y d (t) / β + 1)
'—— β≤γ ά ( t ) ≤ β z d ( t ) = f {y d ( t ) } = l … d ( t ) > β  '—— β≤γ ά (t) ≤ β z d (t) = f {y d (t)} = l… d (t)> β
y d ( t ) = r - c ( t )  y d (t) = r-c (t)
氺 s ( t ) = [x c ( t + 1) - x d ( t + 1 ) ― (1一 ε) a {x c ( t ) - x d ( t ) } ] κε 氺 s (t) = [xc (t + 1)-xd (t + 1)-(1 ε) a {xc (t)-xd (t)}] κ ε
に基づいて暗号化データの復号化を行なう復号化手段と、  Decryption means for decrypting the encrypted data based on
を有する自動暗号 ·復号化システムを特徴とするものである。  An automatic encryption / decryption system having the following features.
(図面の簡単な説明)  (Brief description of drawings)
図 1は、 本発明に係る暗号化システムの一実施例の構成を示すプロック図であ る。  FIG. 1 is a block diagram showing the configuration of an embodiment of the encryption system according to the present invention.
図 2は、 本発明に係る復号化システムの一実施例の構成を示すプロック図であ る。  FIG. 2 is a block diagram showing a configuration of an embodiment of the decoding system according to the present invention.
図 3は、 本発明の実施例の暗号化処理の説明図である。  FIG. 3 is an explanatory diagram of the encryption processing according to the embodiment of the present invention.
図 4は、 本発明の実施例の複号化処理の説明図である。  FIG. 4 is an explanatory diagram of the decoding process according to the embodiment of the present invention.
図 5は、 本発明の実施例のパソコンへの適用の説明図である。  FIG. 5 is an explanatory diagram of application of the embodiment of the present invention to a personal computer.
(発明を実施するための最良の形態)  (Best mode for carrying out the invention)
以下に本発明の一実施例を図 1乃至図 5を参照して説明すると、 図において 1 、 1 6、 2 0は減算器、 2、 6、 1 5、 1 7、 2 2、 24、 2 7は乗算器、 3、 1 8、 2 5、 2 6は加算器、 5、 2 3は関数演算器、 7、 8 a、 8 b、 1 0、 1 1、 1 2はレジスタ、 1 3、 1 4、 2 8は遅延回路、 2 9、 3 0、 3 1、 3 2、 3 3はレジス夕である。  An embodiment of the present invention will be described below with reference to FIGS. 1 to 5. In the drawings, 1, 16, and 20 are subtractors, 2, 6, 15, 17, 17, 22, 24, and 2 7 is a multiplier, 3, 18, 25, 26 is an adder, 5, 23 is a function operator, 7, 8a, 8b, 10, 0, 1, 1 and 2 are registers, 1, 3, Reference numerals 14 and 28 denote delay circuits, and reference numerals 29, 30, 30, 31, 32 and 33 denote registers.
本発明の実施例の暗号化システムでは、 図 1に示すようにシステムの入力端子 に接続される乗算器 2 7の出力端子が加算器 2 6の一方の入力端子に接続され、 加算器 2 6の出力端子はシステムの出力端子と遅延回路 2 8の入力端子に接続さ れ、 遅延回路 2 8の出力端子は減算器 2 1の反転入力端子と、 乗算器 24の一方 の入力端子に接続され、 該乗算器 24の出力端子は加算器 2 5の一方の入力端子 に接続されている。 In the encryption system according to the embodiment of the present invention, as shown in FIG. 1, the output terminal of the multiplier 27 connected to the input terminal of the system is connected to one input terminal of the adder 26, The output terminal of the adder 26 is connected to the output terminal of the system and the input terminal of the delay circuit 28, and the output terminal of the delay circuit 28 is connected to the inverting input terminal of the subtractor 21 and one input of the multiplier 24. The output terminal of the multiplier 24 is connected to one input terminal of the adder 25.
また減算器 2 1の出力端子が乗算器 2 2の一方の入力端子に接続され、 乗算器 22の出力端子は、 関数演算器 2 3の一方の入力端子に接続され、 該関数演算器 2 3の出力端子は、 加算器 2 5の他方の入力端子に接続され、 該加算器 2 5の出 力端子が、 加算器 2 6の他方の入力端子に接続されている。  The output terminal of the subtracter 21 is connected to one input terminal of the multiplier 22, and the output terminal of the multiplier 22 is connected to one input terminal of the function operator 23. The output terminal of the adder 25 is connected to the other input terminal of the adder 25, and the output terminal of the adder 25 is connected to the other input terminal of the adder 26.
そして減算器 2 1の非反転入力端子にレジスタ 3 1が、 乗算器 2 2の他方の入 力端子にレジスタ 3 2が、 関数演算器 2 3の他方の入力端子にレジスタ 3 3が、 乗算器 2 4の他方の入力端子にレジスタ 3 0が、 乗算器 2 7の他方の入力端子に レジスタ 2 9がそれぞれ接続されている。  Register 31 is connected to the non-inverting input terminal of subtracter 21, register 32 is connected to the other input terminal of multiplier 22, and register 33 is connected to the other input terminal of function calculator 23. Register 30 is connected to the other input terminal of 24, and register 29 is connected to the other input terminal of multiplier 27, respectively.
本発明に係る暗号化手段では、 0 < x c ( t ) < 1を、 離散時刻 tにおける内 部保持値、 一 0. 5 < y c ( t ) く 0. 5を離散時刻 tにおるカオス暗号子への 入力の総和、 0く z c ( t ) く 1を離散時刻 tにおけるカオス暗号子の出力、 0 く s (: t ) く 1を離散時刻 tにおける入力信号とし、 0 < « < 1を内部保持値 c ( t ) の減衰定数、 0く /3く 0. 5を入力の総和 y c ( t ) から出力 z c ( t ) への利得定数、 0 < 7く 0. 5を内部保持値 x c ( t ) に対する閾値、 0 < £ < 1をカオス変調の強度を決める結合定数として、 In the encryption means according to the present invention, 0 <xc (t) <1 is set to an internally held value at discrete time t, and 0.5 <yc (t) to 0.5 is set to a chaotic cipher at discrete time t. 0, zc (t) x 1 is the output of the chaotic cipher at discrete time t, 0 x s (: t) x 1 is the input signal at discrete time t, and 0 <«<1 is the internal The damping constant of the holding value c (t), 0 x / 3 x 0.5 is the gain constant from the input sum yc (t) to the output zc (t), 0 < 7 x 0.5 is the internal holding value xc ( t), where 0 <£ <1 is a coupling constant that determines the intensity of chaotic modulation.
c ( t + 1 ) = ( 1 - ε ) { χ c ( t ) + ( 1 - ) z c ( t ) } + ε s c (t + 1) = (1-ε) {χ c (t) + (1-) z c (t)} + ε s
( t ) ( 1) z c ( t ) (t) (1) z c (t)
z c ( t ) z c ( t )
Figure imgf000006_0001
zc (t) zc (t)
Figure imgf000006_0001
(2) y c ( t ) == r - x c ( t ) (3) に基づいて平文データを暗号データに暗号化するが、 前記 (1 ) 式と (2) 式を図 1の暗号化システムでの暗号化に便利なように下 記する (8) 式と (9) 式に書き換える。 (2) encrypts the plaintext data into encrypted data based on yc (t) == r-xc (t) (3), Equations (1) and (2) are rewritten into the following equations (8) and (9) for convenience of encryption in the encryption system of FIG.
X c ( t + 1) = z e ( t ) + ( 1一 ε ) a x c ( t ) + ε s ( t ) - (8) z e ( t ) = 0 : y c ( t ) く一; 8 '  X c (t + 1) = z e (t) + (1 ε) a x c (t) + ε s (t)-(8) z e (t) = 0: y c (t) k;
= ( 1 ~ ε ) ( 1 ~ a) / 2 β - y c ( i ) +  = (1 ~ ε) (1 ~ a) / 2 β-y c (i) +
( 1 - ε ) ( 1 - a ) / 2 : I y c ( t ) \ ≤ β - (9) = ( 1 - ε ) ( 1 - a) : y c ( t ) > β ' 本発明に係る一実施例での暗号化を図 1を参照して説明する。  (1-ε) (1-a) / 2: I yc (t) \ ≤ β-(9) = (1-ε) (1-a): yc (t)> β 'One embodiment of the present invention The encryption in the example will be described with reference to FIG.
この実施例では前記 (3) 式は減算器 2 1によって実行され、 前記 (9) 式は 乗算器 2 2と関数演算器 2 3により実行され、 前記 (8) 式は乗算器 24. 2 7 、 加算器 2 5、 2 6によって実行される。  In this embodiment, the expression (3) is executed by the subtractor 21, the expression (9) is executed by the multiplier 22 and the function calculator 23, and the expression (8) is executed by the multiplier 24.27. , Performed by adders 25, 26.
この場合初期値 c 0より始めて内部値が前記 (3) 式、 (9) 式により順次更 新される。 現在の内部値が減算器 2 1によってレジスタ 3 1の値より引かれ、 乗 算器 2 2によってレジスタ 3 2の値が掛けられ、 関数演算器 2 3に送られる。 前記関数演算器 2 3の出力は加算器 2 5に送られ、 乗算器 2 4によって現在の 内部値にレジスタ 3 0の値を掛けたものと足されて加算器 2 6に送られる。 この 信号が原信号を乱して暗号化する信号である。  In this case, starting from the initial value c 0, the internal value is sequentially updated by the above equations (3) and (9). The current internal value is subtracted from the value of the register 31 by the subtracter 21, multiplied by the value of the register 32 by the multiplier 22, and sent to the function calculator 23. The output of the function operation unit 23 is sent to an adder 25, which is added to the current internal value multiplied by the value of the register 30 by a multiplier 24 and sent to an adder 26. This signal is the signal that disturbs the original signal and encrypts it.
この信号は乗算器 2 7によって原信号にレジスタ 2 9の値が掛けられたものと 加算器 2 6によって足される。 このようにして暗号が得られる。 これは新しい内 部値ともなる。 ここにレジスタ 2 9の値、 すなわち l /εを 2の累乗にとれば乗 算器 2 7はシフ 卜演算器で済ますことができ高速、 かつ低コス卜に構成できるこ とはいうまでもない。  This signal is added by the adder 26 to the original signal multiplied by the value of the register 29 by the multiplier 27. In this way, the encryption is obtained. This is also the new internal value. Here, if the value of the register 29, that is, l / ε is set to a power of 2, the multiplier 27 can be completed by a shift operation unit, and needless to say, it can be configured at high speed and at low cost. .
本発明の実施例の復号化システムは図 2に示すように、 システムの入力端子が 、 減算器 1の一方の入力端子、 遅延回路 1 3の入力端子及び減算器 2 0の非反転 人力端子に接続され、 該減算器 2 0の出力端子は、 乗算器 1 5の一方の入力端子 に接続され、 該乗算器] 5の出力端子が、 システムの出力端子に接続されている また減算器 1の出力端子は、 乗算器 6の一方の人力端子に接続され、 該乗算器 6の出力端子は、 関数演算器 5の一方の入力端子に接続され、 該関数演算器 5の 出力端子は、 加算器 3の一方の入力端子に接続されている。 そして該加算器 3の 出力端子は、 遅延回路 1 3の入力端子に接続され、 該遅延回路 1 3の出力端子は 、 乗算器 2の一方の入力端子に接続され、 該乗算器 2の出力端子は加算器 3の他 方の入力端子に接続されている。 As shown in FIG. 2, in the decoding system according to the embodiment of the present invention, the input terminals of the system are connected to one input terminal of the subtractor 1, the input terminal of the delay circuit 13 and the non-inverting human terminal of the subtractor 20. The output terminal of the subtractor 20 is connected to one input terminal of the multiplier 15, and the output terminal of the multiplier 5 is connected to the output terminal of the system. The output terminal is connected to one input terminal of the multiplier 6, and The output terminal 6 is connected to one input terminal of the function calculator 5, and the output terminal of the function calculator 5 is connected to one input terminal of the adder 3. The output terminal of the adder 3 is connected to the input terminal of the delay circuit 13, the output terminal of the delay circuit 13 is connected to one input terminal of the multiplier 2, and the output terminal of the multiplier 2 Is connected to the other input terminal of the adder 3.
また遅延回路 1 3の出力端子は、 減算器 1 6の非反転入力端子にも接続されて おり、 該減算器 1 6の出力端子は、 乗算器 1 7の一方の入力端子に接続され、 該 乗算器 17の出力端子は、 加算器 1 8の一方の入力端子に接続され、 該加算器 1 8の他方の入力端子には、 加算器 3の出力端子が接続されている。  The output terminal of the delay circuit 13 is also connected to the non-inverting input terminal of the subtractor 16, and the output terminal of the subtracter 16 is connected to one input terminal of the multiplier 17. The output terminal of the multiplier 17 is connected to one input terminal of the adder 18, and the other input terminal of the adder 18 is connected to the output terminal of the adder 3.
さらに加算器 1 8の出力端子は、 減算器 20の反転入力端子に接続され、 誰 算器 20の出力端子は、 前述のように加算器 1 5の一方の入力端子に接続されて いる。  Further, the output terminal of the adder 18 is connected to the inverting input terminal of the subtractor 20, and the output terminal of the adder 20 is connected to one input terminal of the adder 15 as described above.
そして減算器 1の反転入力端子にレジスタ 1 0が、 乗算器 6の他方の入力端子 にレジスタ 1 1が、 関数演算器 5の他方の入力端子にレジスタ 1 2が、 乗算器 2 の他方の入力端子にレジスタ 8 bが、 乗算器 1 7の他方の入力端子にレジスタ 8 aが、 乗算器 1. 5の他方の入力端子にレジスタ 7がそれぞれ接続されている。 本発明の実施例の復号化手段では、 0く x d ( t ) く 1を離散時刻 tにおける 力ォス復号子の内部保持値、 一 0. 5 < y d ( t ) く 0. 5を離散時刻 tにおけ るカオス復号子への入力の総和、 0く z d ( t ) < 1を離散時刻 tにおけるカオ ス復号子の出力、 0 < * s (t ) く 1を離散時刻 tにおける復号信号として、 Register 10 is connected to the inverting input terminal of subtracter 1, register 11 is connected to the other input terminal of multiplier 6, register 12 is connected to the other input terminal of function calculator 5, and the other input terminal of multiplier 2 is connected. The register 8b is connected to the terminal, the register 8a is connected to the other input terminal of the multiplier 17, and the register 7 is connected to the other input terminal of the multiplier 1.5. In the decoding means according to the embodiment of the present invention, 0 × xd (t) × 1 is the internal holding value of the power decoder at the discrete time t, and 0.5 <yd (t) × 0.5 is the discrete time. The sum of the inputs to the chaotic decoder at t, 0 x zd (t) <1 as the output of the chaotic decoder at discrete time t, and 0 <* s (t) x 1 as the decoded signal at discrete time t. ,
X d ( t十 1) = (1 - - ε) {α χ d ( t ) + ( 1 - a) z d ( t ) } X d (t-ten) = (1--ε) {α χ d (t) + (1-a) z d (t)}
… (1 0) z d ( t ) = f {y d ( t ) } = 0 d (t) く一 β  … (1 0) z d (t) = f {y d (t)} = 0 d (t)
z d ( t ) = f {y d ( t ) } = 0 5 (y d ( t) /yS + 1)  z d (t) = f {y d (t)} = 0 5 (y d (t) / yS + 1)
…一 y d ( t ) ≤ β z d ( t ) = f {y d (t) } = 1 •••y d ( t ) > β  … One y d (t) ≤ β z d (t) = f {y d (t)} = 1 ••• y d (t)> β
(1 1) y d ( t ) = 7— x c ( t ) (1 2) * s ( t ) = [x c ( t + 1 ) - d ( t. + 1 ) 一 (1一 ε ) a {x c ( t )(1 1) yd (t) = 7— xc (t) (1 2) * s (t) = (xc (t + 1)-d (t. + 1) one (1 ε) a (xc (t)
- x d ( t ) } ] κ £ - ( 1 3) に基づいて暗号化データの復号化を行うが、 -x d (t)}] κ £-decrypts encrypted data based on (1 3),
前記 (1 0) 式、 (1 1 ) 式、 (1 3) 式を図 2の複号化システムでの複号化 に便利なように下記する (1 4) 式〜 (1 6) 式に書き換える。  Equations (10), (11), and (13) are converted to the following equations (14) to (16) for convenience in decoding by the decoding system in FIG. rewrite.
X d ( t + 1 ) = z f ( t ) + ( l - £ ) x d ( t ) - (1 4) z f ( t ) = 0 : y d ( t ) < - β  X d (t + 1) = z f (t) + (l-£) x d (t)-(1 4) z f (t) = 0: y d (t) <-β
= ( 1— ε ) ( 1 - a) /2 β · γ d ( t ) + ( 1一 ε )  = (1— ε) (1-a) / 2 β · γ d (t) + (1−ε)
( 1 - a) /2 : I y d ( t ) \ ≤ β - (1 5) (1-a) / 2: I y d (t) \ ≤ β-(1 5)
= (1 - ε ) (l ~ a) : y d ( t ) > ^ ' = (1-ε) (l ~ a): y d (t)> ^ '
* s ( t ) = [x c ( t + l) - d ( t - 1 ) ― ( 1 - ε ) a {x c ( t ) - x d ( t ) } ] /ε - ( 1 6) 本発明の一実施例に係る復号化を図 2を参照して説明する。  * s (t) = [xc (t + l)-d (t-1)-(1-ε) a {xc (t)-xd (t)}] / ε-(16) The decoding according to the embodiment will be described with reference to FIG.
本発明の実施例では、 減算器 1は前記 (1 2) 式を実行し、 演算器 2と加算器 In the embodiment of the present invention, the subtractor 1 executes the equation (1 2), and the arithmetic unit 2 and the adder
3は前記 (1 4) 式を実行し、 関数演算器 5、 乗算器 6は前記 (1 5) 式を実行 する。 3 executes the above equation (14), and the function calculator 5 and the multiplier 6 execute the above equation (15).
これら演算においてそれぞれの式の定数はレジスタ 7からレジスタ 1 2で与え られる。 遅延回路 1 3、 1 4の 1つ前のデータを使用するために使用される。 これらの演算では、 それぞれ最初の復号処理のためには初期値 d 0、 c 0が使 われる。 いうまでもなく c 0は暗号文の最初のデータである。 乗算器 1 5では ε を 2累乗にとればシフ ト操作で実行でき、 処理時間を短縮できることはいうまで もない。  In these operations, the constants of the respective expressions are given in registers 7 to 12. It is used to use the data before the delay circuits 13 and 14. In these operations, the initial values d 0 and c 0 are used for the first decoding process, respectively. Needless to say, c 0 is the first data of the ciphertext. The multiplier 15 can execute the shift operation if ε is set to a power of two, and it goes without saying that the processing time can be reduced.
図 1及び図 2に示す暗号化回路と複号化回路には共通に利用できるものがあり 、 両方の機能を備える装置を作る場合は、 共通に利用することによりコス トを削 減できる。 単機能の場合も両機能を備える A S I Cを使用することもできる。 以上に説明した本発明の一実施例では、 暗号化の過程と複号化の過程で独立し た初期条件からなるカオス力学系を組込んだ場合を説明したが、 本発明の処理過 程は、 基本的には図 3及び図 4に示される。 図 3は 3個のデータを暗号化する過程を示し、 暗号化したいデータ列 (a ) の 1番目のデータと任意に与える初期値 (c ) を用いてプロセス (b) により疑似 乱数が加えられて 1番目の暗号化デ一夕が得られる。 2番目の暗号化のデータは データ列 (a ) の 2番目のデータと初期値の代わりに与える 1番目の暗号化デー タを用いてプロセス (b) が働き 2番目の暗号化データが得られる。 Some of the encryption circuits and the decryption circuits shown in FIGS. 1 and 2 can be used in common. When a device having both functions is to be manufactured, the cost can be reduced by using them in common. In the case of a single function, an ASIC with both functions can be used. In the above-described embodiment of the present invention, a case where a chaotic dynamic system including independent initial conditions is incorporated in the encryption process and the decryption process has been described. It is basically shown in Fig. 3 and Fig. 4. Figure 3 shows the process of encrypting three pieces of data. Pseudorandom numbers are added by the process (b) using the first data of the data sequence (a) to be encrypted and an optional initial value (c). The first encrypted data is obtained. For the second encrypted data, the process (b) works using the second data of the data sequence (a) and the first encrypted data given instead of the initial value, and the second encrypted data is obtained. .
図 4は暗号化されたデータ列 (d) が疑似乱数を除去するプロセス (e ) によ り複号化されたデータ列 ( f ) が得られる様子を示している。 次に式を用いてこ の過程を定式化する。 暗号化したいデータ列を s、 暗号化に用いるランダムデー タ1 、 暗号化の程度を示すパララメータを εとし、 暗号化済みデータ列を Xとす ると、 暗号化過程は下記 (1 7) 式で示すことができる。  Figure 4 shows how the encrypted data sequence (d) can be decrypted to obtain a decrypted data sequence (f) by the process (e) of removing pseudorandom numbers. Next, this process is formulated using an equation. Assuming that the data sequence to be encrypted is s, the random data used for encryption 1 is ε, the parameter indicating the degree of encryption is ε, and the encrypted data sequence is X, the encryption process is as follows: Can be indicated by
x c ( t + 1 ) = ( l - ε ) r ( t ) + ε · s ( t ) - ( 1 7 ) x c (t + 1) = (l-ε) r (t) + εs (t)-(17)
R ( t ) = g ( x c ( t ) ) - ( 1 8 ) ここに、 gは疑似乱数を発生するプロセスを示し、 合同法やカオス力学系を使 用することができる。 次に S' を復号化された信号として複号化過程を示す。 S' ( t ) - {x c ( t + 1 ) - ( l - ε ) R ( t ) } / ε - ( 1 9 ) 以上に示すように、 この方法によれば前記 (1 8) 式、 (1 9 ) 式が示すよう に X ( t + 1 ) と X ( t ) を用いて、 S' ( t ) を得ることができるので、 任意 の tについて、 余分な計算をすることがなく、 効率的に復号することが可能であ る。 また、 あからさまに初期値を送る必要もない。 しかし最初のデータを暗号化 する際に用いた初期値がないと最初のデータを復号することができない。 ここで S' が sに一致するのはいうまでもない。 R (t) = g (x c (t))-(18) where g denotes the process of generating pseudorandom numbers, and can use congruential methods or chaotic dynamical systems. Next, the decoding process will be described using S 'as a decoded signal. S ′ (t) − {xc (t + 1) − (l−ε) R (t)} / ε− (19) As described above, according to this method, according to the above equation (18), As shown in Eq. (19), X (t + 1) and X (t) can be used to obtain S '(t) .Therefore, for any t, there is no extra calculation, Decryption is possible. Also, there is no need to explicitly send initial values. However, the first data cannot be decrypted without the initial value used to encrypt the first data. Here it goes without saying that S 'matches s.
そして本発明の一実施例ですでに説明したように、 暗号化の過程と復号化の過 程で、 独立した初期条件からなるカオス力学系を組込むことにより、 最初の初期 値をも復号において使用しない自動暗号 ·複号化システムが得られる。  Then, as already explained in one embodiment of the present invention, the initial value is also used for decryption by incorporating a chaotic dynamical system consisting of independent initial conditions in the encryption process and the decryption process. Not automatic encryption · Decryption system is obtained.
本発明の一実施例をパソコンに適用する場合には、 図 5に示すようにパソコン 3 4から暗号化したいデータは汎用 I /0ポートである U S Bを使って暗号化装 置 3 5に送られる。 この暗号化装置 3 5は内蔵された電子回路によりデータの暗 号化を行い、 得られた暗号を U S Bを使ってパソコンに送り返す。 この時、 纏め て平文を送信し、 纏めて暗文を送り返してもよいし、 1データ毎に送受信を行つ てもよい。 最初の復号のために初期値を必要とする場合では、 そのデータを暗文 の先頭につけるべきである。 その理由はその値が先頭のデータの復号に用いられ るからである。 このように構成すれば復号のアルゴリズムにおいて最初のデ一夕 の復号過程を特殊に扱う必要がない。 すなわち相連続する 2つのデータの最初の データを初期値として接続するデータを暗号として処理することにより、 後続の データに対する復号が得られるのである。 When the embodiment of the present invention is applied to a personal computer, data to be encrypted is transmitted from the personal computer 34 to the encrypting device 35 using the USB, which is a general-purpose I / 0 port, as shown in FIG. The encryption device 35 encrypts the data by a built-in electronic circuit, and sends the obtained encryption back to the personal computer using USB. At this time, put together The plaintext may be sent to the user, and the ciphertext may be sent back as a whole, or may be sent and received for each data. If an initial value is needed for the first decryption, the data should be prepended to the ciphertext. The reason is that the value is used for decoding the first data. With this configuration, it is not necessary to specially treat the decoding process of the first decoding in the decoding algorithm. In other words, decrypting the subsequent data can be obtained by processing the data that connects the first data of two consecutive data as the initial value as encryption.
(産業上の利用可能性)  (Industrial applicability)
以上に説明したように本発明によると、 データ列の中の任意の位置のデータを 2個のデータを用いて無駄な演算を必要とせず、 瞬時に復号することができ、 と りわけ大容量データ、 例えば画像データに対して大きな効果を有する。 また本発 明によるとカオス力学系を使用する場合は、 暗号化と復号化で独立した初期条件 からなる力学系を使用するので、 一切の初期値をお互いに知る必要がないという 極めて優れた効果が得られる。 さらに εを適正に指定することにより原画像を乱 した画像を 「乱し」 の程度を任意に制御して得ることができ、 画像データを 布 する際に料金の程度によって 「乱し」 の程度を変えて提供する等の場合に特に有 効である。  As described above, according to the present invention, data at an arbitrary position in a data string can be instantaneously decoded using two pieces of data without using unnecessary operations, and particularly, large capacity. It has a great effect on data, for example, image data. Also, according to the present invention, when a chaotic dynamical system is used, a dynamical system consisting of independent initial conditions is used for encryption and decryption, so that there is no need to know any initial values. Is obtained. Furthermore, by properly specifying ε, an image in which the original image has been disturbed can be obtained by arbitrarily controlling the degree of “disturbance”. This is particularly effective in cases where the service is provided with a different password.

Claims

請 求 の 範 囲 The scope of the claims
1. 疑似乱数を用いて平文データを暗号データに暗号化し、 暗号データを平 文データに復号化する自動暗号 ·複号化システムにおいて、  1. In an automatic encryption / decryption system that encrypts plaintext data into encrypted data using pseudo-random numbers and decrypts the encrypted data into plaintext data,
複数の平文データの暗号化時に、 すでに暗号化された直前の暗号化データに基 づいて次の平文データの暗号化に使用する疑似乱数を作成する第 1の疑似乱数作 成手段と、  A first pseudo-random number generating means for generating a pseudo-random number used for encrypting the next plain data based on the immediately-encrypted data which has already been encrypted when encrypting a plurality of plain text data;
該第 1の疑似乱数作成手段で作成された疑似乱数を用いて前記次の平文データ を暗号データに暗号化する暗号化手段と、  Encryption means for encrypting the next plaintext data into encrypted data using the pseudorandom number generated by the first pseudorandom number generation means;
複数の暗号データの復号化時に、 連続した暗号データの最初の暗号データに基 づいて復号時の疑似乱数を作成する第 2の疑似乱数作成手段と、  A second pseudo-random number generating means for generating a pseudo-random number at the time of decryption based on the first encrypted data of the continuous encrypted data when decrypting the plurality of encrypted data;
該第 2の疑似乱数作成手段で作成された疑似乱数を用いて連続した次の暗号デ 一タを平文データに復号化する復号化手段と、  Decryption means for decrypting the next successive cipher data into plaintext data using the pseudorandom number generated by the second pseudorandom number generation means;
を有することを特徴とする自動暗号 ·復号化システム。  An automatic encryption / decryption system comprising:
2. 0 < c ( t ) < 1を離散時刻 tにおける暗号子の内部保持値、 一 0. 5 < y c ( t ) < 0. 5を離散時刻 tにおるカオス暗号子への入力の総和、 0 < z c ( t ) < 1を離散時刻 tにおけるカオス暗号子の出力、 0く s ( t ) く 1を 離散時刻 tにおける入力信号とし、 0 < α < 1を内部保持値 X c ( t ) の減衰定 数、 0<)3< 0. 5を入力の総和 y c ( t ) から出力 z c ( t ) への利得定数、 0 < r < 0. 5を内部保持値 x c ( t ) に対する閾値、 0 < ど < 1をカオス変調 の強度を決める結合定数として、  2. 0 <c (t) <1 is the internal value of the cipher at discrete time t, 0.5 <yc (t) <0.5 is the sum of inputs to the chaotic cipher at discrete time t, Let 0 <zc (t) <1 be the output of the chaotic cipher at discrete time t, 0 x s (t) x 1 be the input signal at discrete time t, and 0 <α <1 the internal hold value X c (t) 0 <) 3 <0.5 is the gain constant from input sum yc (t) to output zc (t), 0 <r <0.5 is the threshold for the internal holding value xc (t), 0 <to <1 is the coupling constant that determines the intensity of chaotic modulation.
X c ( t + 1 ) = ( 1 - e ) {a c ( t ) + ( 1 - ) z c ( t ) } + ε s ( t )  X c (t + 1) = (1-e) {a c (t) + (1-) z c (t)} + ε s (t)
z c ( t ) = f {y c ( t ) } = 0 〜y c ( t ) く— z c ( t ) = f {y c ( t ) } = 0. 5 (y c ( t ) / β + 1 )  z c (t) = f {y c (t)} = 0 to y c (t) k — z c (t) = f {y c (t)} = 0.5 (y c (t) / β + 1)
'—— β≤ γ c ( t ) ≤ β z c ( t ) = f {y c ( t ) } = 1 - y c ( t ) > β  '—— β≤ γ c (t) ≤ β z c (t) = f {y c (t)} = 1-y c (t)> β
y c ( t ) = 7 - x c ( t )  y c (t) = 7-x c (t)
に基づいて平文データを暗号データに暗号化する暗号化手段と、 0 < x d ( t ) < 1を離散時刻 tにおけるカオス復号子の内部保持値、 一 0. 5 < y d ( t ) < 0. 5を離散時刻 tにおけるカオス復号子への入力の総和、 0 < z d ( t ) く: Iを離散時刻 tにおけるカオス復号子の出力、 0く * s ( t ) < 1を離散時刻 tにおける復号信号として、 Encryption means for encrypting the plaintext data into encrypted data based on 0 <xd (t) <1 is the internal holding value of the chaotic decoder at discrete time t, and 0.5 <yd (t) <0.5 is the sum of inputs to the chaotic decoder at discrete time t, 0 < zd (t): I is the output of the chaotic decoder at discrete time t, and 0 * s (t) <1 is the decoded signal at discrete time t.
X d ( t + 1 ) = ( 1 - e ) {a x d ( t ) + ( 1 - α) ζ d ( t ) } z d ( t ) = f {y d ( t ) } = 0 -y d ( t ) < - β  X d (t + 1) = (1-e) {axd (t) + (1-α) ζ d (t)} zd (t) = f {yd (t)} = 0-yd (t) < -β
z d ( t ) - f {y d ( t ) } = 0. 5 (y d ( t ) / β + I )  z d (t)-f {y d (t)} = 0.5 (y d (t) / β + I)
…一; S≤ y d ( t ) β z d ( t ) = f {y d ( t ) } = 1 … y d ( t ) > β  … One; S≤ y d (t) β z d (t) = f {y d (t)} = 1… y d (t)> β
y d ( t ) = 7 - x c ( t )  y d (t) = 7-x c (t)
* s ( t ) = [x c ( t + 1 ) - x d ( t + 1 ) 一 ( 1 - ) a X c ( t ) x d ( t ) } ] / ε  * s (t) = [x c (t + 1)-x d (t + 1) one (1-) a X c (t) x d (t)}] / ε
に基づいて暗号化データの復号化を行なう復号化手段と、  Decryption means for decrypting the encrypted data based on
を有することを特徴とする自動暗号 ·復号化システム。  An automatic encryption / decryption system comprising:
PCT/JP1998/000883 1998-03-04 1998-03-04 Automatic encoding/decoding system WO1999045674A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/JP1998/000883 WO1999045674A1 (en) 1998-03-04 1998-03-04 Automatic encoding/decoding system
CN98813971.5A CN1291391A (en) 1998-03-04 1998-03-04 Automatic encoding/decoding system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP1998/000883 WO1999045674A1 (en) 1998-03-04 1998-03-04 Automatic encoding/decoding system

Publications (1)

Publication Number Publication Date
WO1999045674A1 true WO1999045674A1 (en) 1999-09-10

Family

ID=14207702

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1998/000883 WO1999045674A1 (en) 1998-03-04 1998-03-04 Automatic encoding/decoding system

Country Status (2)

Country Link
CN (1) CN1291391A (en)
WO (1) WO1999045674A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015197854A (en) * 2014-04-02 2015-11-09 能美防災株式会社 Inspection support system and inspection support device

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
IKENO S, OYAMA K: "MODERN CYPTOGRAPHY THEORY", MODERN CRYPTOGRAPHY THEORY, XX, XX, 1 January 1989 (1989-01-01), XX, pages 67 - 76, XP002920974 *
NAGASHIMA Y.: "TRY TO MAKE A CHAOS GENERATOR.", INTERFACE., ELECTROCHEMICAL SOCIETY., US, vol. 20., no. 02., 1 January 1994 (1994-01-01), US, pages 168 - 177., XP002920975, ISSN: 1064-8208 *
PAPADIMITRIOU S., BEZERIANOS A., BOUNTIS T.: "SECURE COMMUNICATION WITH CHAOTIC SYSTEMS OF DIFFERENCE EQUATIONS.", IEEE TRANSACTIONS ON COMPUTERS., IEEE SERVICE CENTER, LOS ALAMITOS, CA., US, vol. 46., no. 01., 1 January 1997 (1997-01-01), US, pages 27 - 38., XP000642241, ISSN: 0018-9340, DOI: 10.1109/12.559800 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015197854A (en) * 2014-04-02 2015-11-09 能美防災株式会社 Inspection support system and inspection support device

Also Published As

Publication number Publication date
CN1291391A (en) 2001-04-11

Similar Documents

Publication Publication Date Title
US7532721B2 (en) Implementation of a switch-box using a subfield method
JP3746098B2 (en) Data encryption device
US20060251247A1 (en) Encryption apparatus, decryption apparatus, key generation apparatus, program and method therefor
US7434898B2 (en) Computer system, computer program, and addition method
CN108270550B (en) Safe and efficient white box implementation method and device based on SM4 algorithm
KR20010101799A (en) Method and apparatus for generating encryption stream ciphers
JP4235174B2 (en) Encryption / decryption device, encryption device, decryption device, and transmission / reception device
CN109067517B (en) Encryption and decryption device, encryption and decryption method and communication method of hidden key
CN101005350A (en) Encryption processing apparatus, encryption processing method, and computer program
US20050008162A1 (en) System and method for encrypting and verifying messages using three-phase encryption
CN1592190B (en) Hardware cryptographic engine and encryption method
JP2000511755A (en) How to encrypt binary code information
KR102306635B1 (en) Method for Dynamic Feedback Control Based on Homomorphic Encryption Which Carries Out Unlimited Arithmetic Operations Without Bootstrapping
CN113098675A (en) Binary data encryption system and method based on polynomial complete homomorphism
RU2141729C1 (en) Method for encrypting of binary data units
WO1999045674A1 (en) Automatic encoding/decoding system
JP2001111539A (en) Cryptographic key generator and cryptographic key transmitting method
JP2725610B2 (en) Secret key encryption method and apparatus
WO1999038142A1 (en) Method and apparatus for arithmetic operation and recording medium of method of operation
US7392272B2 (en) Calculation device and calculation method
JPH09269727A (en) Ciphering method and ciphering device
JP4644053B2 (en) Encryption apparatus and method, decryption apparatus and method
KR100200531B1 (en) Crypto method and crypto system
JP2004531762A (en) How to encrypt computations that use modular functions
JP3013777B2 (en) Cryptographic key generator based on cyclic operation

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 98813971.5

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): CA CN JP KR RU US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
NENP Non-entry into the national phase

Ref country code: KR

WWE Wipo information: entry into national phase

Ref document number: 09623289

Country of ref document: US

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA

NENP Non-entry into the national phase

Ref document number: 2000535118

Country of ref document: JP