WO1999038075A1 - Systeme de memoire tolerant aux defauts - Google Patents

Systeme de memoire tolerant aux defauts Download PDF

Info

Publication number
WO1999038075A1
WO1999038075A1 PCT/GB1999/000234 GB9900234W WO9938075A1 WO 1999038075 A1 WO1999038075 A1 WO 1999038075A1 GB 9900234 W GB9900234 W GB 9900234W WO 9938075 A1 WO9938075 A1 WO 9938075A1
Authority
WO
WIPO (PCT)
Prior art keywords
memory
module
defective
address
defect
Prior art date
Application number
PCT/GB1999/000234
Other languages
English (en)
Inventor
Richard Michael Taylor
Original Assignee
Memory Corporation Plc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Memory Corporation Plc filed Critical Memory Corporation Plc
Priority to AU21787/99A priority Critical patent/AU2178799A/en
Publication of WO1999038075A1 publication Critical patent/WO1999038075A1/fr

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories

Definitions

  • the present invention relates to a memory system.
  • the invention relates to a defect-tolerant memory system for use with a memory accessing device such as a processor to provide high speed data storage and retrieval .
  • a defect-tolerant memory system is one which has the advantage that partially working memory devices may be used: partially working memory devices are less expensive and more readily available than perfectly working memory devices .
  • Each memory device is, of course, formed by a multitude of memory locations capable of storing a single bit.
  • a typical prior art defect-tolerant memory system 1 is shown schematically in Fig 1 having a custom circuit (ASIC) 2 mounted on a memory module 4 containing partially working memory devices 6.
  • a memory controller 8 conveys control, address and data information on buses 9 to the module 4.
  • the ASIC 2 intercepts the control, data and address information from the controller 8 and is pre-programmed to detect addresses corresponding to faulty memory locations, and on detection of such an address either maps the address to the address of a new (non-faulty) memory location on a different memory device or accesses the same address on a different memory device to transfer valid data.
  • This technique works well for memory modules having buses 9 conveying information at comparatively slow rates (for example 100MHz) and having low bandwidths (less than 0.5 Gigabytes per second), such as DRAM (dynamic random access memory) memory modules.
  • RAMBUSTM uses a single high speed (800MHz) channel which connects a memory controller to an array of memory modules so that each bit in the channel is connected to every memory module.
  • the single channel uses a small number (typically two bytes) of very high speed signals to convey read/write data.
  • the channel is connected to the memory controller at one end, to a terminator at the opposite end; and memory modules are connected to the single channel between these two ends.
  • Previous fault tolerant techniques using an ASIC cannot be used with such memory systems because the ASIC cannot provide the correct transmission line characteristics for each of the plurality of memory devices being accessed; in addition, because there is only a short predetermined time period for providing the correct data, the ASIC would introduce too much time delay if used in such memory systems .
  • a defect-tolerant high bandwidth memory system comprising: a memory controller; at least one memory module having at least one memory device ; a high bandwidth channel for connecting the memory controller to the at least one memory module and for conveying data therebetween; and a non-volatile memory for storing the locations of -3- defective areas of the at least one memory module; where the memory controller is arranged and configured to access the non-volatile memory and to remap physical non-defective areas of memory as a set of continuous logical areas of memory so that for every logical area of memory that may be accessed there is a corresponding non-defective physical area of memory.
  • defect management and address remapping is performed by the memory controller so that the memory controller does not generate defective physical addresses, thus allowing defect-tolerance to be implemented on high bandwidth memory systems which require transmission line matching of the memory devices.
  • a module may be a physically detachable entity for releasable connection to a module socket; however, a module may also be incorporated within and be an integral part of a motherboard so that the module is not detachable: thus, a module refers to one or more memory devices arranged on a circuit board (which may be populated with other components) so that the device or devices can store information.
  • the memory controller may be incorporated within another device which can access memory, such as a CPU or a DMA device.
  • the present invention may be used with memory systems having bandwidths greater than approximately 1 GBytes per second; advantageously, the present invention may be used with memory systems having bandwidths greater than approximately 1.5 GBytes per second.
  • the non-volatile memory may be included on each of the at least one memory module.
  • the non-volatile memory may be implemented as a register or as a set of registers in each memory device in the module.
  • the non-volatile memory may be included as an EEPROM on each of the at least one memory module .
  • the non-volatile memory may be stored in any convenient part of the memory system, for example, in the CMOS setup RAM.
  • the non-volatile memory may not be a solid state memory, but may be, for example, a magnetic disk, CD-ROM, a diskette, or such like.
  • the memory controller is arranged and configured to remap physical non-defective areas of memory as a set of continuous logical areas of memory by using a memory in the form of a look-up table (LUT) .
  • the LUT is SRAM, each entry having the address of a logical area of memory (hereinafter "a logical address") and a corresponding address of a non-defective physical area of memory (hereinafter "a physical address").
  • the memory controller may be arranged and configured to remap physical non-defective areas of memory by using a memory in the form of a content addressable memory (CAM) .
  • CAM content addressable memory
  • nominally full memory capacity may be provided by having an additional memory device on a memory module. In another embodiment, only a reduced memory capacity is provided.
  • the areas of memory may be banks of rows and columns; -5- alternatively, the areas may be a band of rows or a band of columns .
  • the memory controller may include a look-up table arranged to have logical address entries of either bands of rows or bands of columns, so that for each band of rows and for each band of columns there is a corresponding physical band of rows and band of columns, and any band of rows having a defect is replaced by a similar band of rows from the additional memory device, and any band of columns having a defect is replaced by a similar band of columns from the additional memory device, so that full memory capacity is provided by the memory system.
  • a memory module for connecting to a memory controller to provide a defect-tolerant high bandwidth memory system, the module including non-volatile memory for indicating the areas of defective memory in the module, whereby the memory controller may access the non-volatile memory to retrieve information relating to the areas of defective memory in the module .
  • the non-volatile memory is in the form of one or more registers on each memory device populating a module.
  • the non-volatile memory is in the form of a programmable read only memory (such as an EEPROM, a FLASH EPROM, a ROM, or such like) disposed on the module.
  • a method of accessing non-defective memory in a high -6- bandwidth memory system containing defective memory locations comprising the steps of : identifying defective locations within the memory systems- constructing a set of continuous sequential logical addresses of areas of memory corresponding to physical addresses of defect-free areas of memory; storing the set of sequential logical addresses and the corresponding physical addresses as a table; whereby, when a logical address is received, the table is accessed using the received logical address, and the corresponding physical address is thereby determined so that a defect-free area of memory is accessed.
  • Fig 1 is a block diagram of a prior art memory system
  • Fig 2 is a block diagram of a memory system having several memory modules each incorporating several memory devices, according to one embodiment of the present invention
  • Fig 3 is a block diagram of a typical memory device in the Fig
  • Fig 4 is a block diagram of a typical memory module in the Fig 2 system
  • Fig 5 is a block diagram of an alternative memory module, for use with the memory system of Fig 2;
  • Fig 6 is a block diagram of part of the memory controller of the Fig 2 system for implementing a simple defect -tolerance scheme
  • Fig 7 is a schematic diagram illustrating the simple defect-tolerance scheme of Fig 2; -7- Fig 8 is a block diagram of part of an alternative memory controller for use with the Fig 2 system for implementing a complex defect-tolerance scheme; and
  • Fig 9 is a schematic diagram illustrating the operation of the complex defect-tolerance scheme of Fig 8.
  • Fig 2 is a block diagram of a defect-tolerant high bandwidth memory system 20 according to one embodiment of the present invention.
  • the system 20 is based on RAMBUSTM technology, and has a memory controller 22 connected to three removable memory modules 24 (called RAMBUS In-line Memory Modules [RIMMs] ) by a single high bandwidth channel 26.
  • Each module 24 is populated with eight memory devices 28 (called RAMBUS DRAMs [RDRAMs] ) and a single EEPROM 30.
  • the EEPROM 30 is a non-volatile memory for storing the locations of defective areas of the module 24.
  • the controller 22 is connected to each EEPROM 30 by a serial channel 32 which is separate from the high bandwidth channel 26.
  • the high bandwidth channel 26 is connected to the modules 24 in such a way that each bit in the high bandwidth channel 26 is connected to every memory module 24 ; and within each module 24, the memory devices 28 are connected to the high bandwidth channel 26 so that each bit in the high bandwidth channel 26 is connected to every memory device 28. This is achieved by having a high bandwidth channel input 26a to each module 24 and a separate high bandwidth channel output 26b from each module 24, so that the high bandwidth channel 26 loops through each module 24.
  • a termination component 34 is connected to the end of the channel 26 to ensure that the high speed signals propagating on the channel 26 are not reflected back along the channel 26 to the modules 24.
  • the controller 22 includes mapping circuitry 36 as will be described below.
  • Fig 3 is a block diagram of an RDRAM device 28 of Fig 2.
  • the RDRAM device 28 comprises RDRAM control circuitry 40 and a memory area 42.
  • the memory area 42 comprises decode circuitry 44, sense amplifier circuitry 46, and memory arranged in sixteen banks 48.
  • the decode circuitry 44 and sense amplifier circuitry 46 are used to access memory locations within the banks 48.
  • Fig 4 is a block diagram of an RDRAM module 24 populated with RDRAM devices 28 having banks containing defective memory locations.
  • the modules 24 are formatted by having the address space of each module 24 subdivided into mapping units (MU) ; in this embodiment one MU is one bank 48 (which is 1/16 of the memory space of an entire device 28) . Each MU represents the smallest granularity of replacement for the mapping system.
  • MU mapping units
  • each EEPROM 30 has a single bit for each MU (bank 48) to indicate whether that MU (bank 48) is defective or not.
  • a zero indicates a working bank 48 and a one indicates a -9- defective bank 50.
  • the top left bit in the array represents the status (working or defective) of the top left bank. The actual array would be stored as 16 bytes within the EEPROM 30 and would be output on a sequential bit by bit basis on serial channel 32.
  • Fig 5 is a block diagram of an alternative formatted RDRAM module 24b in accordance with another embodiment of the present invention, but which can also be used with the memory system of Fig 2.
  • Module 24b is populated with RDRAM devices 28, each device 28 having non-volatile memory in the form of a set of registers 30b called format registers.
  • Standard RDRAM devices 28 are designed to have some format registers which can be used for storing formatting data. Thus, format registers are already present on standard RDRAM devices 28.
  • each device 28 has been tested, the set of registers 30b is programmed with bits to indicate the location of defective banks 50 within that device 28.
  • Each set of registers 30b contains two bytes of information, the most significant bit in the two bytes relates to the status (working or defective) of the top left bank of that device 28.
  • the contents of each set of registers 30b is read out by the controller 22 on serial channel 32: the devices 28 are accessed sequentially in a predetermined manner so that the controller 22 knows which particular device corresponds to the set of registers 30b being read.
  • Fig 6 is a block diagram of the mapping circuitry 36 (of Fig 2).
  • the mapping circuitry 36 comprises: a memory 60 in the form of an SRAM look-up (mapping) table, an address counter 5 62, a mapping counter 64, an address multiplexor 66, and defect map initialisation logic (DMIL) 68.
  • an initialisation routine is executed by the controller 22.
  • the 10 purpose of the initialisation routine is to construct, or set up the contents of, the mapping table 60 so that address translations may be performed during normal operation of the memory system 20.
  • the controller 22 resets (to zero) the address counter 62 and the mapping counter 64, and sets the address multiplexor 66 so that input 70 is routed to output 72.
  • the address counter 62 is routed to the mapping table 60 so that the mapping table 60 is
  • the controller 22 begins to transfer information identifying defective areas in the memory devices 28 (defect information) from the modules 24 to the DMIL 68. This is accomplished by accessing each memory module
  • the defect information sequence of bits is presented in 30 increasing order of position in the address space: the first data bit represents the bank 48 at the lowest part of the address space (the lowest bank address) , and the last data bit -11- represents the bank 48 at the highest part of the address space (the highest bank address) .
  • one bit of the defect information is received by the DMIL 68. If the first bit (of the defect information) that is received indicates that the associated bank is defect free (that is, the bit is set to zero) then the contents of the mapping counter 64 (zero) are written to (stored in) the memory entry addressed by the contents of the address counter 62 (zero) ; both counters 62 and 64 are then incremented so that the address counter 62 points to the second entry and the mapping counter 64 contains the address of the second bank.
  • the first bit (of the defect information) that is received indicates that the associated bank (the first bank) is not defect free (that is, the bit is set to one) then the contents of the mapping counter 64 (zero) are incremented (to one) but no data is written to the mapping table 60.
  • Fig 7 is a schematic diagram illustrating a completed mapping table 60 for a module consisting of two formatted DRAM devices
  • the first defective bank 50 in the devices 28 is bank number six (the seventh bank) in device 28a; however, bank
  • entry number six points to bank number seven (the eighth bank) rather than bank number six.
  • Fig 7 shows as an example, that entry number ten (arrow 80) is mapped to bank number eleven
  • mapping table 60 provides a set of continuous addresses corresponding to logical banks which can be accessed by the memory controller 22, and for each address corresponding to a logical bank the table 60 provides a
  • the memory system 20 may incorporate both formatted modules (having defective banks and associated defect information) and defect-free modules. If no formatted modules are installed in 20 a memory system 20 then the entire mapping circuitry 36 may be bypassed since it always performs an identity mapping.
  • the size (number of entries) of the mapping table 60 determines the maximum size of addressable physical memory. 25 If each bank is M bytes in size and the mapping table 60 has N entries then the maximum addressable memory size is M multiplied by N (M*N) .
  • the DMIL 30 68 sets the address multiplexor 66 so that input 88 is connected to output 72.
  • the system 20 may then be accessed for storing and retrieving information.
  • the system 20 may be -13- accessed by a processor (such as a CPU) ; or by any other device that can access memory, such as a peripheral having direct memory access (DMA) .
  • a processor such as a CPU
  • DMA direct memory access
  • the address to be accessed (which could be for either a read operation or a write operation) is conveyed to the mapping circuitry 36 via bus 90 (which may be 29 bits wide) .
  • This address to be accessed is a logical address and is part of a contiguous address space that does not include any of the defective areas of the main memory (contained within the modules 24) .
  • mapping circuitry 36 This logical address must be translated by the mapping circuitry 36 to produce a physical address for accessing the modules 24.
  • bus 90 is split into two buses: a selector bus 92 and an index bus 94.
  • the selector bus 92 conveys signals which determine which bank 48 is being accessed; whereas, the index bus 94 conveys signals which determine the row and column address within the bank 48 being accessed.
  • the signals on index bus 94 are not modified by the mapping circuitry 36.
  • the selector bus 92 conveys signals from the most significant bits of bus 90 and index bus 94 conveys signals from the least significant bits of bus 90.
  • the actual number of bits on bus 90 and buses 92 and 94 depend on the size and configuration of the modules 24. Only the signals on the selector bus 92 are translated by the mapping table 60.
  • bus 90 When an address to be accessed is received on bus 90, the most significant bits are applied to the mapping table 60 via the selector bus 92 and the address multiplexor 66. The value of -14- these least significant bits is the logical address to be translated. The physical address corresponding to this logical address is output on bus 96. Bus 96 is then combined
  • bus 98 (concatenated) with bus 94 to form bus 98, which provides the full address for accessing a bank 48 within the modules 24.
  • the memory controller 22 then uses bus 98 to access the memory modules 24 in the same way as a conventional high bandwidth memory system would use bus 90.
  • This mapping technique has the advantage that only the address applied to the modules 24 is modified: the data path to and from the modules 24 is not affected in any way. The technique ensures that only defect-free memory is ever accessed by the memory controller 22. Thus, the full bandwidth potential of the modules 24 is maintained.
  • Fig 8 is a block diagram of alternative mapping circuitry 36b for use with memory controller 22 for implementing a complex defect-tolerance scheme
  • Fig 9 illustrates the effect of mapping circuitry 36b on two RDRAM devices.
  • mapping circuitry 36b When mapping circuitry 36b is used, the memory system includes a formatted module 24 which may have an extra RDRAM device 28c so that additional (substitute) banks 48c are available.
  • Mapping circuitry 36b comprises: mapping table 60b, row address selector 100, column address selector 102, row mapping table 104, row base register 106, column mapping table 108, column base register 110, mapping arbitration logic 112, block address multiplexor 114, and initialisation logic (not shown, in the interests of clarity) . -15-
  • Mapping circuitry 36b uses three types of MU: block MU, where one block is one bank in this embodiment; row MU, which consists of a band or range of rows within a particular block; and column MU which consists of a band or range of columns within a particular block.
  • the width of the row MU (the number of rows in each band) is dependent on the size of the row mapping table 104.
  • the width of the column MU (the number of columns in each band) is dependent on the size of the column mapping table 108.
  • Mapping circuitry 36b allows defective banks having some working rows or columns (hereafter referred to as partial banks 50b) to be used for data storage. This is achieved by identifying partial banks 50b, monitoring access to these partial banks 50b, and if a defective row or column within a partial bank 50b is being accessed then re-directing access to a substitute bank 48c, otherwise allowing the partial bank 50b to be accessed. Thus, mapping circuitry 36b does not alter the addresses of rows or columns which are defective, but accesses these rows or columns on a substitute bank 48c rather than in the partial bank 50b.
  • Each substitute bank 48c may only contain remapped rows or remapped columns, not both remapped rows and columns, so that intersection problems do not arise.
  • Each substitute bank 48c may also be a partial bank 50b, provided substitute banks 48c containing rows do not have any column faults and substitute banks 48c containing columns do not have any row faults.
  • the substitute banks 50b are marked as being defective in the mapping table 60b so that they do not appear in the usable -16- address space. Address coincidences (see arrows labelled 119 in Fig 9) are dealt with by directing clashing rows or columns to different row or column substitute banks 48c. Access to sequential addresses in the logical address space may require more row access operations than would be expected for all-good devices because adjacent rows may be stored in different substitute banks 48c.
  • the row mapping table 104 and the column mapping table 108 may be implemented as SRAM look-up tables or as content addressable memories (CAMs) . If an SRAM is used then there is no intrinsic limit on the number of mappings that can be applied, but making the row/column bands wider reduces the size of the SRAM tables. If a CAM is used then narrow bands may be used (even down to a single row/column width) but the total number of defects is limited by the total number of CAM entries. It is assumed that only one module 24 will be supported using this complex defect-tolerance scheme. Other modules 24 may contain only perfect working devices or use the simple defect-tolerance scheme described above.
  • CAMs content addressable memories
  • mapping circuitry 36b is initialised in a similar way to mapping circuitry 36.
  • mapping table 60b is initialised in a similar way to mapping table 60, but table 60b considers partial banks 50b as working banks 48 but includes an additional bit (fine map bit 120) to indicate whether the bank is part of the memory space which may contain a partial bank 50b.
  • the row and column mapping tables 104,108 are initialised directly from an EEPROM (or other non-volatile device) on the module.
  • EEPROM or other non-volatile device
  • a large number of bits are required compared with the -17- simple defect-tolerance scheme so it is unlikely that this would be stored on the RDRAM devices .
  • the bits would probably be stored as a direct image in the EEPROM so the initialisation just requires the bits to be copied into the row/column mapping tables 104,108.
  • the row and column base registers 106,110 also require to be initialised from the
  • registers 106,110 are used because not all of the address bits need to be stored in the row/column mapping tables 104,108; registers 106,110 provide the additional bits required to complete the addresses output from tables 104,108 respectively.
  • the row and column address selectors 100,102 are also programmable and are controlled from configuration bits stored in the EEPROM.
  • an address may be applied to bus 90 (Fig 8) by, for example, a microprocessor.
  • bus 90 is split into a selector bus 92 (which may be 10 bits wide) and an index bus 94 (which may be 19 bits wide) .
  • Selector bus 92 accesses mapping table 60b and a corresponding entry having a physical address plus one additional bit is supplied therefrom.
  • the physical address is conveyed on bus 90.
  • the additional bit is used to indicate whether the physical address is in the address space which may have substitute banks 48c.
  • the additional bit is conveyed on map line 120 to the mapping arbitration logic 112.
  • the additional bit is used to enable the mapping arbitration logic 112.
  • the status of the additional bit for each entry in mapping table 60b is set (by downloading from the EEPROM) during the -18- initialisation routine.
  • mapping table 60b If the additional bit is not asserted (set to one) then the translated address (from mapping table 60b) is routed through address multiplexor 114 and is combined with bus 94 (which conveys unchanged bits from bus 90) to be conveyed by bus 98.
  • Some bits of the incoming address on bus 90 are also applied to row mapping table 104 and column mapping table 108 via the row address selector 100 and the column address selector 102 respectively.
  • Row address selector 100 selects the row bits from the signal on bus 90; whereas, column address selector 100 selects the column bits from the signal on bus 90.
  • these bits will have the logical bank selections, the least significant bits of the logical device identifiers (enough bits to address the maximum number of devices that are located on the formatted module) , and the most significant physical bits of the row or column. The most significant physical row/column bits are used to maximise the probability of physical local defects appearing in the same row/column replacement band. Only row bits are selected for indexing the row mapping table 104 and only column bits are selected for indexing the column mapping table 108. The other bits will be supplied by the appropriate base register 106,110 for each mapping table 104,108.
  • the total number of index bits applied to the row mapping table 104 is indicated by the label ROWSIZE.
  • the total number of index bits applied to the column mapping table 108 is indicated by the label COLSIZE.
  • the number of selected bits in ROWSIZE and COLSIZE determines the mapping band width. -19-
  • a data value of width SUBSIZE is obtained from the row and column mapping tables 104,108. This value is used to determine if a row or column band currently being accessed needs to be remapped.
  • a predefined value (such as all bit values set to logic one) is used to indicate that no mapping is to be performed.
  • the row substitute value is applied to the mapping arbitration logic 112.
  • the row substitute value is also combined with the row base register value to produce a physical address for accessing the module; this physical address is applied to address multiplexor input A 122.
  • the column substitute value is applied to the mapping arbitration logic 112.
  • the column substitute value is also combined with the column base register value to produce a physical address for accessing the module; this physical address is applied to address multiplexor input B 124.
  • Mapping logic 112 determines which of the block addresses A (physical address for remapping a row) , B (physical address for remapping a column) , or C (physical address for remapping a bank as per the simple defect-tolerance scheme) is to form the translated address. If no row/column mapping is being performed or the additional bit on map line 120 is not asserted then the signal on bus 90 (input C) is selected. If a row mapping is being performed then input 122 (A) is selected to access the row substitution bank. If a column mapping is being performed then input 124 (B) is selected to access a column substitution bank. If both a row and column are being mapped at the address then the mapping arbitration logic 112 will give priority to one mapping over the other. -20-
  • the returned data size of SUBSIZE is likely to be less than BLKSIZE.
  • the remaining data bits are provided by row and column base registers 106,110. These allow the physical position of the substitute banks to be placed with an alignment 2 ⁇ SUBSIZE.
  • Row and column substitute banks must occupy contiguous physical bank numbers.
  • the number of row and column substitute banks to be used may be determined by software which generates the mapping information in the module EEPROM.
  • Fig 9 also illustrates a remapping configuration which is implemented when two defective columns have the same column location (an address coincidence) .
  • this remapping configuration at least two substitute banks 48c are allocated for storing remapped columns.
  • embodiments of the present invention have a number of advantages, including the following. Defect-tolerance in a high bandwidth memory system is possible by using a modified controller. Only a low cost addition to the memory controller is required to obtain this defect-tolerance. Formatting of memory devices for such a system is quick and inexpensive. Standard (unmodified) module PCB layouts are used, therefore a standard form factor is preserved. Reduced capacity or full capacity memory systems may be implemented. A contiguous logical address space is maintained. Full channel bandwidth is maintained and the data path is unaffected. No cost is added to the memory modules used in such a system. -21- Various modifications may be made to the above described embodiments. For example, an MU may be larger or smaller than one bank.
  • a small MU increases the effective area of silicon that may be used on each device 28 because a lesser amount of good memory will be wasted as a result of being in the same MU as a defect; however, a larger mapping table 40 will be required for the address translation, which increases the cost of the controller 22, has a slower access time than a small table, and occupies more silicon area than a small table.
  • Other means for initialising the mapping table 40 may be used, such as storing an image of the defective locations in non-volatile memory.
  • an MU is a small band or range of rows or columns, so that only a small band of rows or columns which actually include the defect is treated as defective.
  • the non-volatile memory storage on each module may store bits in a different order to that described above; for example, the most significant bit may correspond to the bottom left bank in memory.
  • the memory system when mapping circuitry 36b is used, the memory system includes a formatted module 24 which does not have an extra RDRAM device 28c, but uses on of the RDRAM devices 28 to provide the additional (substitute) banks 48c.
  • This embodiment would have a reduced memory capacity compared with a defect-free module.
  • the memory controller may be incorporated within another device which can access memory, -22- such as a CPU or a DMA device; in these embodiments, the implementation of defect-tolerance using remapping would be the same .

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

L'invention concerne un système de mémoire (20) à grande largeur de bande tolérant aux défauts, qui comprend un contrôleur mémoire (22), un ou plusieurs modules (24) équipés chacun d'un ou plusieurs dispositifs à mémoire (28), et une voie à grande largeur de bande (26) pour raccorder le contrôleur mémoire (22) à chaque module (24) et pour transmettre des données entre ces raccordements. Chaque module est muni d'une mémoire permanente (pouvant être une mémoire EEPROM (30) ou une base de registres (30b)) pour enregistrer les emplacements des zones défectueuses des modules. Le contrôleur mémoire (22) accède à la mémoire permanente (30) et remappe les zones physiques non défectueuses de la mémoire comme un groupe de zones logiques continues de la mémoire. Ainsi configurée, l'unité de commande ne génère pas d'adresse physique défectueuse, ce qui permet la mise en oeuvre de la tolérance aux défauts sur des systèmes de mémoire à grande largeur de bande nécessitant une adaptation des dispositifs à mémoire à la ligne de transmission.
PCT/GB1999/000234 1998-01-26 1999-01-22 Systeme de memoire tolerant aux defauts WO1999038075A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU21787/99A AU2178799A (en) 1998-01-26 1999-01-22 Defect-tolerant memory system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB9801654.6A GB9801654D0 (en) 1998-01-26 1998-01-26 Memory system
GB9801654.6 1998-01-26

Publications (1)

Publication Number Publication Date
WO1999038075A1 true WO1999038075A1 (fr) 1999-07-29

Family

ID=10825929

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1999/000234 WO1999038075A1 (fr) 1998-01-26 1999-01-22 Systeme de memoire tolerant aux defauts

Country Status (3)

Country Link
AU (1) AU2178799A (fr)
GB (1) GB9801654D0 (fr)
WO (1) WO1999038075A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7890819B2 (en) * 2000-04-13 2011-02-15 Micron Technology, Inc. Method and apparatus for storing failing part locations in a module

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4376300A (en) * 1981-01-02 1983-03-08 Intel Corporation Memory system employing mostly good memories
EP0336435A2 (fr) * 1988-04-08 1989-10-11 Wang Laboratories Inc. Dispositif et procédé de diagnostic de mémoire
US5357621A (en) * 1990-09-04 1994-10-18 Hewlett-Packard Company Serial architecture for memory module control
US5638334A (en) * 1990-04-18 1997-06-10 Rambus Inc. Integrated circuit I/O using a high performance bus interface

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4376300A (en) * 1981-01-02 1983-03-08 Intel Corporation Memory system employing mostly good memories
EP0336435A2 (fr) * 1988-04-08 1989-10-11 Wang Laboratories Inc. Dispositif et procédé de diagnostic de mémoire
US5638334A (en) * 1990-04-18 1997-06-10 Rambus Inc. Integrated circuit I/O using a high performance bus interface
US5357621A (en) * 1990-09-04 1994-10-18 Hewlett-Packard Company Serial architecture for memory module control

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
FARMWALD M ET AL: "A FAST PATH TO ONE MEMORY", IEEE SPECTRUM, vol. 29, no. 10, 1 October 1992 (1992-10-01), pages 50 - 51, XP000315471 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7890819B2 (en) * 2000-04-13 2011-02-15 Micron Technology, Inc. Method and apparatus for storing failing part locations in a module

Also Published As

Publication number Publication date
AU2178799A (en) 1999-08-09
GB9801654D0 (en) 1998-03-25

Similar Documents

Publication Publication Date Title
US4926314A (en) Method and apparatus for determining available memory size
EP1183606B1 (fr) Mise en correspondance d'adresses dans un dispositif de stockage transistorise
US6469945B2 (en) Dynamically configurated storage array with improved data access
US5781717A (en) Dynamic spare column replacement memory system
US6356991B1 (en) Programmable address translation system
US4899272A (en) Addressing multiple types of memory devices
CA2116985C (fr) Systeme de memoires
US4617624A (en) Multiple configuration memory circuit
US6236602B1 (en) Dynamic configuration of storage arrays
US5745673A (en) Memory architecture for solid state discs
EP0818731A1 (fr) Carte de mémoire, méthode d'accès en mémoire et dispositif d'accès en mémoire
US5553023A (en) Memory partitioning
EP0549139A1 (fr) Temporisation programmable pour mémoire
US6041422A (en) Fault tolerant memory system
JP2000090005A (ja) バンク・ビット割り当て方法
US6381686B1 (en) Parallel processor comprising multiple sub-banks to which access requests are bypassed from a request queue when corresponding page faults are generated
US7398362B1 (en) Programmable interleaving in multiple-bank memories
US20020176310A1 (en) Dynamically configured storage array utilizing a split-decoder
US20070038803A1 (en) Transparent SDRAM in an embedded environment
US4916603A (en) Distributed reference and change table for a virtual memory system
US5586300A (en) Flexible addressing memory controller wherein multiple memory modules may be accessed according to comparison of configuration addresses
US6906978B2 (en) Flexible integrated memory
GB2292236A (en) Improved partial memory engine
US6629219B1 (en) Method and apparatus for providing highly programmable memory mapping and improved interleaving
WO1999038075A1 (fr) Systeme de memoire tolerant aux defauts

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: KR

122 Ep: pct application non-entry in european phase