WO1999033182A3 - Circuit including a discrete time oscillator - Google Patents

Circuit including a discrete time oscillator Download PDF

Info

Publication number
WO1999033182A3
WO1999033182A3 PCT/IB1998/002020 IB9802020W WO9933182A3 WO 1999033182 A3 WO1999033182 A3 WO 1999033182A3 IB 9802020 W IB9802020 W IB 9802020W WO 9933182 A3 WO9933182 A3 WO 9933182A3
Authority
WO
WIPO (PCT)
Prior art keywords
discrete time
time oscillator
circuit including
oscillator
dto
Prior art date
Application number
PCT/IB1998/002020
Other languages
French (fr)
Other versions
WO1999033182A2 (en
Inventor
Henry Cloetens
Original Assignee
Koninkl Philips Electronics Nv
Philips Svenska Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Philips Svenska Ab filed Critical Koninkl Philips Electronics Nv
Priority to JP53352799A priority Critical patent/JP2001513974A/en
Priority to EP98957079A priority patent/EP0962056A1/en
Publication of WO1999033182A2 publication Critical patent/WO1999033182A2/en
Publication of WO1999033182A3 publication Critical patent/WO1999033182A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators
    • G06F1/025—Digital function generators for functions having two-valued amplitude, e.g. Walsh functions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0994—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

A discrete time oscillator (DTO) has periods which each have a respective length of an integer number of clock cycles. The discrete time oscillator includes facilities for applying noise shaping to the lengths.
PCT/IB1998/002020 1997-12-22 1998-12-14 Circuit including a discrete time oscillator WO1999033182A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP53352799A JP2001513974A (en) 1997-12-22 1998-12-14 Circuit including discrete time oscillator
EP98957079A EP0962056A1 (en) 1997-12-22 1998-12-14 Circuit including a discrete time oscillator

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP97204068.7 1997-12-22
EP97204068 1997-12-22

Publications (2)

Publication Number Publication Date
WO1999033182A2 WO1999033182A2 (en) 1999-07-01
WO1999033182A3 true WO1999033182A3 (en) 1999-09-10

Family

ID=8229112

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1998/002020 WO1999033182A2 (en) 1997-12-22 1998-12-14 Circuit including a discrete time oscillator

Country Status (4)

Country Link
EP (1) EP0962056A1 (en)
JP (1) JP2001513974A (en)
KR (1) KR20000075597A (en)
WO (1) WO1999033182A2 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10033109C2 (en) 2000-07-07 2002-06-20 Infineon Technologies Ag Clock signal generator
AU2003217053A1 (en) 2003-04-02 2004-10-25 Christopher Julian Travis Method of establishing an oscillator clock signal
US7558358B1 (en) 2004-10-13 2009-07-07 Cirrus Logic, Inc. Method and apparatus for generating a clock signal according to an ideal frequency ratio
US7599462B2 (en) 2006-09-25 2009-10-06 Cirrus Logic, Inc. Hybrid analog/digital phase-lock loop with high-level event synchronization
US7680236B1 (en) 2006-09-25 2010-03-16 Cirrus Logic, Inc. Hybrid analog/digital phase-lock loop for low-jitter synchronization
US7746972B1 (en) 2007-03-22 2010-06-29 Cirrus Logic, Inc. Numerically-controlled phase-lock loop with input timing reference-dependent ratio adjustment
US7848266B2 (en) * 2008-07-25 2010-12-07 Analog Devices, Inc. Frequency synthesizers for wireless communication systems
JP5783098B2 (en) 2012-03-19 2015-09-24 富士通株式会社 PLL circuit, control method of PLL circuit, and digital circuit
CN114489233B (en) * 2022-01-24 2024-06-11 上海华力集成电路制造有限公司 Phase-adjustable arbitrary waveform generator

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0619653A1 (en) * 1993-04-05 1994-10-12 Koninklijke Philips Electronics N.V. Digital phase-locked loop
WO1997013325A1 (en) * 1995-10-05 1997-04-10 Analog Devices, Inc. Variable sample-rate dac/adc/converter system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0619653A1 (en) * 1993-04-05 1994-10-12 Koninklijke Philips Electronics N.V. Digital phase-locked loop
WO1997013325A1 (en) * 1995-10-05 1997-04-10 Analog Devices, Inc. Variable sample-rate dac/adc/converter system

Also Published As

Publication number Publication date
JP2001513974A (en) 2001-09-04
WO1999033182A2 (en) 1999-07-01
EP0962056A1 (en) 1999-12-08
KR20000075597A (en) 2000-12-26

Similar Documents

Publication Publication Date Title
EP0632378A3 (en) Multiple frequency output clock generator system.
EP0830734A4 (en) Glitch-free clock enable circuit
DE69633539D1 (en) Clock distribution circuit
EP0606912A3 (en) Polyphase clock generation circuit.
EP0683443A3 (en) Time correction of an electronic clock.
BR9706700B1 (en) combined electronic clock.
EP0567269A3 (en) Clock generators having programmable fractional frequency division.
WO1999033182A3 (en) Circuit including a discrete time oscillator
DE69534017D1 (en) WATCH SYNCHRONIZATION
HK1019098A1 (en) Electronic watch.
DE69509267D1 (en) Clock circuit
BR9605830A (en) Clock Multiplier
GB2305317B (en) Clock signal generating circuit
NO981244D0 (en) Clock selektorsystem
HK1019938A1 (en) Electronic clock
HK1024063A1 (en) Projection clock
DE69820925D1 (en) The clock input circuit
EP1014233A4 (en) Electronic clock
HK1001103A1 (en) Electronic clock
EP0700045A3 (en) Reference clock generation circuit
DE69626886D1 (en) A MOS circuit
HK1019775A1 (en) Electronic timepiece.
FI974598A0 (en) Frequency estimation Frequency estimation
GB9517390D0 (en) Electronic clock
GB2307994B (en) Clock

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

ENP Entry into the national phase

Ref country code: JP

Ref document number: 1999 533527

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1998957079

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1019997007658

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWP Wipo information: published in national office

Ref document number: 1998957079

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019997007658

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 1998957079

Country of ref document: EP

WWR Wipo information: refused in national office

Ref document number: 1019997007658

Country of ref document: KR