WO1999014884A3 - Configuration de circuit et procede de correction d'erreur sans circuit de retour - Google Patents
Configuration de circuit et procede de correction d'erreur sans circuit de retour Download PDFInfo
- Publication number
- WO1999014884A3 WO1999014884A3 PCT/DE1998/002743 DE9802743W WO9914884A3 WO 1999014884 A3 WO1999014884 A3 WO 1999014884A3 DE 9802743 W DE9802743 W DE 9802743W WO 9914884 A3 WO9914884 A3 WO 9914884A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- error correction
- forward error
- circuit
- hierarchical system
- digital synchronous
- Prior art date
Links
- 230000001360 synchronised effect Effects 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Error Detection And Correction (AREA)
- Time-Division Multiplex Systems (AREA)
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA002304249A CA2304249A1 (fr) | 1997-09-17 | 1998-09-16 | Configuration de circuit et procede pour faire suivre la correction d'erreur |
JP2000512306A JP2001517019A (ja) | 1997-09-17 | 1998-09-16 | フォワード順方向誤り補正回路装置及び方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19740935.0 | 1997-09-17 | ||
DE1997140935 DE19740935A1 (de) | 1997-09-17 | 1997-09-17 | Schaltungsanordnung und Verfahren zur Vorwärtsfehlerkorrektur |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1999014884A2 WO1999014884A2 (fr) | 1999-03-25 |
WO1999014884A3 true WO1999014884A3 (fr) | 1999-06-17 |
Family
ID=7842677
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE1998/002743 WO1999014884A2 (fr) | 1997-09-17 | 1998-09-16 | Configuration de circuit et procede de correction d'erreur sans circuit de retour |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP2001517019A (fr) |
CA (1) | CA2304249A1 (fr) |
DE (1) | DE19740935A1 (fr) |
WO (1) | WO1999014884A2 (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6683855B1 (en) * | 1998-08-31 | 2004-01-27 | Lucent Technologies Inc. | Forward error correction for high speed optical transmission systems |
DE102008004728A1 (de) | 2008-01-16 | 2009-07-23 | Henkel Ag & Co. Kgaa | Phosphatiertes Stahlblech sowie Verfahren zur Herstellung eines solchen Blechs |
-
1997
- 1997-09-17 DE DE1997140935 patent/DE19740935A1/de not_active Ceased
-
1998
- 1998-09-16 CA CA002304249A patent/CA2304249A1/fr not_active Abandoned
- 1998-09-16 WO PCT/DE1998/002743 patent/WO1999014884A2/fr active Application Filing
- 1998-09-16 JP JP2000512306A patent/JP2001517019A/ja not_active Withdrawn
Non-Patent Citations (4)
Title |
---|
GROVER W D ET AL: "DESIGN AND CHARACTERIZATION OF AN ERROR-CORRECTING CODE FOR THE SONET STS-1 TRIBUTARY", IEEE TRANSACTIONS ON COMMUNICATIONS, vol. 38, no. 4, 1 April 1990 (1990-04-01), pages 467 - 476, XP000136588 * |
PAXAL V ET AL: "ERROR-CORRECTION CODING FOR HIGH-SPEED OPTICAL TRANSMISSION SYSTEMS BASED ON THE SYNCHRONOUS DIGITAL HIERARCHY", EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS AND RELATED TECHNOLOGIES, vol. 4, no. 6, 1 November 1993 (1993-11-01), pages 623 - 628, XP000433719 * |
SEOK CHANG KIM ET AL: "PARALLEL SHIFT REGISTER GENERATORS: THEORY AND APPLICATIONS TO PARALLEL SCRAMBLING IN MULTIBIT-INTERLEAVED MULTIPLEXING ENVIRONMENTS", IEEE TRANSACTIONS ON COMMUNICATIONS, vol. 43, no. 2/04, PART 03, 1 February 1995 (1995-02-01), pages 1844 - 1853, XP000505657 * |
TOMIZAWA M ET AL: "FORWARD ERROR CORRECTING CODES IN SYNCHRONOUS FIBER OPTIC TRANSMISSION SYSTEMS", JOURNAL OF LIGHTWAVE TECHNOLOGY, vol. 15, no. 1, January 1997 (1997-01-01), pages 43 - 51, XP000642276 * |
Also Published As
Publication number | Publication date |
---|---|
WO1999014884A2 (fr) | 1999-03-25 |
DE19740935A1 (de) | 1999-04-08 |
JP2001517019A (ja) | 2001-10-02 |
CA2304249A1 (fr) | 1999-03-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FI961164A (fi) | Menetelmä kanavavirheiden korjaamiseksi digitaalisessa tietoliikennejärjestelmässä | |
AU4854699A (en) | System and method for facilitating recovery from communication link failures in a digital data network | |
FI940322A (fi) | Parannettu virheen korjaava dekooderi ja menetelmä vastaanottajille digitaalisissa solukkokommunikaatiojärjestelmissä | |
AU6534198A (en) | Circuits, system, and methods for processing multiple data streams | |
AU6331900A (en) | System, method, and apparatus for pushing data in a direct digital call environment | |
AU3557599A (en) | Apparatus, system, and method for preventing computer vision syndrome | |
AU7036100A (en) | A method for transmitting data between respective first and second modems in a telecommunications system, and telecommunications system | |
AU3768099A (en) | A system for recovering lost information packets in a data stream by means of parity packets | |
EP1269316A4 (fr) | Systeme et procede de protection de donnees a parite multidimensionnelle | |
GB9719112D0 (en) | Automatic error recovery in data processing systems | |
FI19992483A (fi) | Menetelmä ja järjestelmä digitaalisen datan lähettämiseksi | |
AU5377900A (en) | Risk management system, distributed framework and method | |
AU2592997A (en) | Apparatus, method, system and system method for distributed routing in a multipoint communication system | |
AU2002228677A1 (en) | Data storage system and method employing a write-ahead hash log | |
HUP9802233A3 (en) | Telecommunications system and method for operating thereof, as well as, synchronous data transmission multipexer | |
AU3071299A (en) | System and method for distributed data collection, storage and propagation | |
EP0614142A3 (en) | System and method for detecting and correcting memory errors. | |
IL139104A0 (en) | Input unit, method for using the same and input system | |
AU4137801A (en) | Method and system for recovery infrastructure for computer systems | |
AU4979000A (en) | Method for processing transmission errors in a digital communication system | |
AU3775295A (en) | Recovery method for a high availability data processing system | |
GB9804105D0 (en) | Error correction in a digital transmission system | |
AU2091801A (en) | Method and system for reducing data errors in digital communications | |
AU2714100A (en) | Method and system for automatically regenerating data on-demand | |
AU8018894A (en) | Reducing errors in digital communication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): CA JP US |
|
AK | Designated states |
Kind code of ref document: A3 Designated state(s): CA JP US |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 2304249 Country of ref document: CA Ref country code: CA Ref document number: 2304249 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09508823 Country of ref document: US |