WO1999014675A3 - Method for controlling an electrically programmable data memory, and a circuit for carrying out said method - Google Patents

Method for controlling an electrically programmable data memory, and a circuit for carrying out said method Download PDF

Info

Publication number
WO1999014675A3
WO1999014675A3 PCT/DE1998/002553 DE9802553W WO9914675A3 WO 1999014675 A3 WO1999014675 A3 WO 1999014675A3 DE 9802553 W DE9802553 W DE 9802553W WO 9914675 A3 WO9914675 A3 WO 9914675A3
Authority
WO
WIPO (PCT)
Prior art keywords
data memory
programmable data
electrically programmable
carrying
controlling
Prior art date
Application number
PCT/DE1998/002553
Other languages
German (de)
French (fr)
Other versions
WO1999014675A2 (en
Inventor
Francesco Volpe
Original Assignee
Siemens Ag
Francesco Volpe
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag, Francesco Volpe filed Critical Siemens Ag
Publication of WO1999014675A2 publication Critical patent/WO1999014675A2/en
Publication of WO1999014675A3 publication Critical patent/WO1999014675A3/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/06Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/066Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/004Error avoidance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Information Transfer Systems (AREA)
  • Static Random-Access Memory (AREA)

Abstract

When a control module which acts on an electrically programmable data memory with a serial interface is switched on or reset, the particular bit of a control-shift register which controls a read/write operation is held in such a way that no write command is executed. Said bit is not returned to a state allowing the write operation to be executed until at least an appropriate number of clock signals have been received, said number of signals corresponding to the bit position.
PCT/DE1998/002553 1997-09-17 1998-08-31 Method for controlling an electrically programmable data memory, and a circuit for carrying out said method WO1999014675A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE1997140941 DE19740941A1 (en) 1997-09-17 1997-09-17 Electrically programmable data store driving method for EEPROM
DE19740941.5 1997-09-17

Publications (2)

Publication Number Publication Date
WO1999014675A2 WO1999014675A2 (en) 1999-03-25
WO1999014675A3 true WO1999014675A3 (en) 1999-05-14

Family

ID=7842683

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE1998/002553 WO1999014675A2 (en) 1997-09-17 1998-08-31 Method for controlling an electrically programmable data memory, and a circuit for carrying out said method

Country Status (2)

Country Link
DE (1) DE19740941A1 (en)
WO (1) WO1999014675A2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4654829A (en) * 1984-12-17 1987-03-31 Dallas Semiconductor Corporation Portable, non-volatile read/write memory module
EP0377368A1 (en) * 1988-12-20 1990-07-11 Cp8 Transac Data-processing device having a non-volatile electrically erasable and reprogrammable memory
JPH0969066A (en) * 1995-06-20 1997-03-11 Sharp Corp Nonvolatile semiconductor storage device
EP0833346A1 (en) * 1996-09-30 1998-04-01 STMicroelectronics S.A. Serial access memory with secured writing

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5001670A (en) * 1987-02-06 1991-03-19 Tektronix, Inc. Nonvolatile memory protection

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4654829A (en) * 1984-12-17 1987-03-31 Dallas Semiconductor Corporation Portable, non-volatile read/write memory module
EP0377368A1 (en) * 1988-12-20 1990-07-11 Cp8 Transac Data-processing device having a non-volatile electrically erasable and reprogrammable memory
JPH0969066A (en) * 1995-06-20 1997-03-11 Sharp Corp Nonvolatile semiconductor storage device
US5673222A (en) * 1995-06-20 1997-09-30 Sharp Kabushiki Kaisha Nonvolatile semiconductor memory device
EP0833346A1 (en) * 1996-09-30 1998-04-01 STMicroelectronics S.A. Serial access memory with secured writing

Also Published As

Publication number Publication date
WO1999014675A2 (en) 1999-03-25
DE19740941A1 (en) 1999-03-18

Similar Documents

Publication Publication Date Title
US6088755A (en) External storage apparatus which can be connected to a plurality of electronic devices having different types of built-in interface without using a conversion adapter
WO2004046940A3 (en) Active termination control through on module register
TW330265B (en) Semiconductor apparatus
EP1536346A3 (en) Reconfigurable logic for a computer
WO2004049177A3 (en) Combination non-volatile memory and input-output card with direct memory access
EP0714067A2 (en) Interface unit for providing communication between a programmable device and a programmer unit
CA2044441A1 (en) Semiconductor storage system
EP1531480A3 (en) Memory circuit
WO2001045106A3 (en) Mobile communication device having integrated embedded flash and sram memory
EP0378307A3 (en) Prevention of alteration of data stored in secure integrated circuit chip memory
WO2003025848A1 (en) Memory card and its initial setting method
AU573430B2 (en) Missile reprogramming
EP0345807A3 (en) Line memory for speed conversion
WO2004001762A1 (en) Semiconductor memory
EP0852380A3 (en) Variable latency memory circuit
TW430815B (en) Semiconductor integrated circuit memory and, bus control method
EP0686275A1 (en) Control unit and device for programming it
EP0343989A3 (en) Data processing systems with delayed cache write
WO2002050841A3 (en) Circuit arrangement for controlling a programmable connection
EP1346364B8 (en) Data processing device with a write once memory (wom)
EP0365023A3 (en) Address control circuit for data memory employed in signal delay circuit
WO2003036507A3 (en) Reconfigurable elements
TW376522B (en) DRAM with variable internal operation frequency
EP0658902A3 (en) Semiconductor memory having high speed and low power data read/write circuit.
WO1999014675A3 (en) Method for controlling an electrically programmable data memory, and a circuit for carrying out said method

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): BR CN JP KR MX RU UA US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

AK Designated states

Kind code of ref document: A3

Designated state(s): BR CN JP KR MX RU UA US

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
NENP Non-entry into the national phase

Ref country code: KR

122 Ep: pct application non-entry in european phase