WO1998028846A1 - A method of detecting pulse-shaped data signals and a circuit for performing the method - Google Patents
A method of detecting pulse-shaped data signals and a circuit for performing the method Download PDFInfo
- Publication number
- WO1998028846A1 WO1998028846A1 PCT/DK1997/000593 DK9700593W WO9828846A1 WO 1998028846 A1 WO1998028846 A1 WO 1998028846A1 DK 9700593 W DK9700593 W DK 9700593W WO 9828846 A1 WO9828846 A1 WO 9828846A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- pulse signal
- circuit
- detected
- data
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
- H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
- H03K5/082—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding with an adaptive threshold
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
- H04L25/063—Setting decision thresholds using feedback techniques only
Definitions
- the invention relates to a method of detecting pulse- shaped data signals, wherein the data signals are compared with a reference signal, which is dependent on the data signals, to generate a detected signal.
- the reference signal may e.g. be generated as a mean value of the received data signals, or, as described in German Offenlegungsschrift DE 38 16 973 Al, be generated as a difference between signals which represents the detected signal and an inverted version of the detected data signal, respectively. If l's and 0's are distributed fairly equally in the data signal, this prior art may give a reasonable compensation for the mentioned pulse width variations.
- the object of the invention is to provide a method which gives a better compensation of pulse width variations than has been possible in the past, and wherein this compensation works even in case of imbalance between the number of l's and the number of 0's in the data signal.
- This object is achieved by extracting a clock signal from the detected signal to generate a reference pulse signal in response to the detected pulse signal, and comparing the detected pulse signal and the reference pulse signal to generate the reference signal so that the pulse width of the detected pulse signal is adjusted to correspond to the reference pulse width.
- the reference pulse width corresponds to a whole clock period, which is well-defined with respect to the data signal frequency, and the method of the invention thus ensures that the detected pulse signal is generated with an approximately correct pulse width, which is in turn due to the best conditions for maximum setup time and holding time in connection with the detection.
- the reference signal is adjusted with a certain attenuation in accordance with the type of data signals which are transmitted, and the control signal preferably varies slowly with respect to the frequency of the data signals.
- the reference signal may be relatively close to the maximum and minimum values of the data pulses, and it may therefore be expedient to limit the range within which the reference signal may be adjusted. In practice, it may be expedient to make comparisons on the basis of differential signals, as differences in the DC levels from the various circuits may easily occur.
- the invention also concerns a circuit for performing the method according to claim 1 and of type which is defined in the introductory portion of claim 5.
- the circuit is characterized in that it comprises a clock extraction circuit adapted to generate a clock signal from the de- tected pulse signal, and comprises a generator circuit adapted to generate a reference pulse signal representing the detected pulse signal with a pulse width which is dependent on the clock signal period, as well as comprises a comparison circuit adapted to compare the detected pulse signal with the reference pulse signal to generate the reference signal so that the pulse width of the detected pulse signal is adjusted to correspond to the reference pulse width.
- the generator is a D-flip-flop adapted to re ⁇ ceive the detected pulse signal on the data input and to receive the generated clock signal on the clock input.
- a preferred embodiment of the comparison circuit is a differential amplifier whose inputs are connected to receive the detected pulse signal and the reference pulse signal, respectively.
- Signal limitations may be introduced into the control loop in different ways, i.a. comprising low-pass filtering of the detected pulse signal and the reference pulse signal. Other forms of limitation may also be introduced into the actual reference signal e.g. in the form of maximum and minimum values .
- a compensation circuit may be inserted with a view to compensating differences in the logic voltage levels.
- the compensation circuit may be in the form of one, preferably two differential amplifiers for the detected pulse signal and the reference pulse signal, respectively. In the event that just one differential circuit is used, this may be connected to one of the pulse signals (the detected pulse signal or the reference pulse signal), so that the output signal may be adjusted in terms of DC relative to the DC level of the other pulse signal.
- fig. 1 shows a circuit for detecting data signals using prior art
- fig. 2 shows an embodiment of a circuit according to the invention for detecting data signals
- fig. 3 illustrates the temporal course of selected signals in connection with the detection of a data signal using a circuit according to the invention
- fig. 4 shows an example of a detection of a data signal using prior art and the technique according to the invention, respectively,
- fig. 5 shows an embodiment of a circuit according to the invention in which a possible difference in logic voltage levels is compensated.
- Fig. 1 shows an example of a circuit for detecting data signals using prior art.
- the circuit detects an arriving data signal DATA using a threshold value for a comparator, said threshold value being a mean value based on maximum and minimum amplitude of DATA.
- threshold value being a mean value based on maximum and minimum amplitude of DATA.
- the data signal DATA is fed as a first input signal to a comparator 1.
- the data signal DATA is also fed to a ref ⁇ erence signal generator 2 consisting of two diodes and an RC network.
- the output signal V c from the reference signal generator 2 is fed as a second input signal to the comparator 1.
- the comparator 1 forms an output signal V D which is logic 1 when the data signal DATA is greater than the reference signal V c , and which is logic zero when the signal DATA is smaller than the reference signal V c .
- the signal V D is fed to a clock extraction circuit 3 which extracts the clock signal CLK with the frequency corresponding to the clock in the signal V D .
- the clock extractor 3 may e.g. be built using a digital phase- locked circuit in a well-known manner.
- the signal V D is also fed to the data input on a D-flip- flop 4.
- the extracted clock signal CLK is used as a clock signal for the D-flip-flop 4.
- the output signal V Q of the D-flip-flop will thus be a sampled signal with a clock period determined by the clock signal CLK.
- the data signal DATA will be detected by the circuit in fig. 1, but the circuit has the drawback that the pulse width of the output signal V D will vary depending on the data signal DATA.
- the reason is that the data signal DATA will typically have inclined flanks, e.g. as a result of a low-pass filtering in connection with a transmission of the signal, and the threshold value will therefore affect the pulse width of the signal V D .
- the threshold value is determined by temporally averaging the data signal DATA in the reference signal gen ⁇ erator 2 and will therefore vary when the signal DATA varies. For example, a single logic 1 among many logic 0's will cause a relatively low threshold value V c to be generated, and this will have as a result that the pulse width of a detected pulse will be relatively wide owing to the inclined flanks of the pulse.
- Fig. 2 shows an embodiment of a circuit for detecting data signals according to the invention.
- the circuit de ⁇ tects an arriving signal DATA and uses an adaptive refer ⁇ ence signal for adjusting the pulse width of the detected pulse .
- a data signal DATA is fed to a first input of a comparator 6 which is indicated as a simple comparator, but which may be implemented in various ways depending on the bit rate of the data signal DATA.
- the com- parator will be composed of high rate components when the data signal DATA has a high bit rate.
- the adaptive, de ⁇ termined reference signal V c is fed to the second input of the comparator 6.
- the comparator 6 hereby forms a signal V D which is logic one when the signal DATA is greater than the reference signal V c , and which is logic zero when the signal DATA is smaller than the reference signal Vc.
- the output signal V D from the comparator 6 is fed to the clock extraction circuit 7 which extracts a clock signal CLK with a frequency equal to the clock frequency corresponding to the signal V D .
- the clock extraction circuit 7 may be implemented as a digital phase-locked circuit.
- the signal V D is fed to the data input of a D-flip-flop 8, and the clock signal CLK is fed to the clock input of the D-flip-flop 8.
- the signal V D is hereby sampled by the D-flip-flop 8 at the times determined by the clock signal CLK, and the signal V Q is generated.
- the signals V D and V Q are fed to a differential low-pass filter 9 which generates the signal Vj . .
- the differential low-pass filter 9 is based upon a differential amplifier 10.
- the signal Vj . is fed to a limiter unit 13 whose output signal V c is used as a reference signal for the comparator 6.
- the limiter unit 13 limits the signal V c so that overloading of the comparator 6 is avoided.
- the limiter unit may also be adapted to keep the reference sig- nal within very narrow limits, so that the difference between DATA and the reference signal does not become too small .
- the control loop adapts itself such that the temporal mean value of the signals V D and V Q is the same.
- the adjustment will thus mean that a threshold value V c is used so that the pulse width is kept constant even though the DC component of the data signal DATA varies.
- the output value V c of the differential amplifier which corresponds to the difference between the temporal mean values of the signals V D and V Q will also correspond to the difference between the pulse width of the signals V D and V Q .
- the circuit will therefore cause detection of the signal DATA using the adaptive threshold value V c , so that the pulse width of the signal V D is kept constant. If, however, the input signal V D and the output signal V 0 from the D-flip-flop 8 do not have the same low and same high logic voltage levels, the circuit must be extended to compensate for the difference in the logic voltage levels. It is illustrated in fig. 5 how this may be done.
- the desirability of adjusting the pulse width of the sig ⁇ nal V D so that it is equal to the period time of the clock signal CLK, may be ascribed inter alia to the temporal conditions which must be observed according to the specification for the D-flip-flop circuit 8 used. Thus, it is necessary to observe the given setup and holding time specifications for the signal applied to the data input to ensure that the D-flip-flop 8 operates correctly.
- the signal DATA is detected so that the pulse width of the signal V D is smaller than the period time of the clock signal CLK fed to the D-flip-flop 8, it may be difficult to observe the specified setup and holding times.
- a data pulse width of the signal V D greater than the period time of the clock signal CLK may make it difficult to observe the mentioned setup and holding times for the subsequent data pulses which are fed to the D-flip-flop 8.
- Fig. 3 shows an example of the temporal course of the input signal DATA and the output signal V D from the comparator 6 using the circuit shown in fig. 2.
- the threshold value V c will be adjusted currently so that the tem- poral mean value of the signal V D is equal to the temporal mean value of the output signal V Q .
- the change in the thresh ⁇ old value V c is a result of the adjustment to ensure that the pulse width of the data signal DATA measured at the level of the reference signal corresponds to the pulse width of the clock signal CLK, i.e. that V D has the same temporal mean value as the output signal V Q .
- Fig. 4 shows an example of a detection of a data signal using prior art and the technique of the invention, respectively. It is illustrated in fig. 4(a) how the detection takes place using the prior art, in which the threshold value V c is determined as a temporal mean value of the data signal DATA. Thus, using the threshold value V c and a comparator, the detection of the signal DATA will have as a result that the generated signal V D will generally have a varying pulse width. This is seen in fig. 4(a) in that the pulse width ti is different from the pulse width t 2 .
- Fig. 4(b) shows an example of the detection of a data signal DATA using the technique of the invention, in which the threshold value is adjusted on the basis of the pulse width of the signal DATA. As appears from fig. 4 (b) , this adjustment results in a constant pulse width in the signal V D . In fig. 4(b), the pulse width ti is thus equal to the pulse width t 2 , which is equal to the constant pulse width in the resulting output signal V Q .
- Fig. 5 shows an example of a circuit of the invention in which a possible difference in logic voltage levels between logic signals is compensated.
- Fig. 5 is an extension relative to fig. 3 in that a possible difference be- tween the logic voltage levels of the input signal V D and the output signal V Q from the D-flip-flop 4 in fig. 3 is compensated.
- the parts of the circuit which are identical with those in fig. 3 have same reference numerals as in fig. 3.
- Fig. 5 differs from fig. 3 in that the data signal DATA is fed to a comparator 16, from which both the output signal V D and the associated inverted signal are fed to the D-flip-flop 8 so that the output signal V D from the comparator 16 is fed to the data input on the D-flip-flop 8, while the inverted output signal from the comparator 16 is fed to the inverted data input on the D-flip-flop
- the output signal V D and the associated inverted output signal from the comparator are likewise fed to a circuit 11 which generates a signal representing the temporal mean value of V D .
- both the output signal V Q from the D-flip-flop 8 and the corresponding inverted output signal are fed to a circuit 12, which, like the circuit 11, generates an output signal representing the temporal mean value of V Q .
- Suitable calibration causes the output signals from the circuits 11 and 12 to have signals in the same voltage ranges, so that the difference between the output signals from the circuits 11 and 12 represents the difference in pulse widths between the signals V D and V Q .
- the output signals from the circuits 11 and 12 are fed to an integrator 19 which has the same function as the dif- ferential low-pass filter 9 in fig. 2, merely with the difference that the low-pass filtering in fig. 5 is positioned in the circuits 11 and 12 so that the circuit 19 is a pure integrator.
- a possible difference in the logic voltage levels of the signals V D and V Q is compensated by using the circuit shown in fig. 5, thereby ensuring that the differential temporal mean value of the signals V D and V Q gives correct information on the difference in the pulse width between the signals V D and V Q .
- a situation in which the signals V D and V Q have the same temporal value will occur precisely when the pulse width of the signals V D and VQ are the same.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Manipulation Of Pulses (AREA)
Abstract
When a signal having inclined flanks, e.g. as a result of a transmission of the signal, is detected, varying pulse widths will occur depending on the signal composition of logic 0's and 1's. These varying pulse widths are a problem when setup and holding times for a detection circuit are to be observed. The invention provides a signal having more ideal pulse widths, also even if the logic 0's and 1's are distributed dissimilarly. The DATA signal is detected by means of a comparator (6) to generate the detected pulse signal VD, which is sampled by means of the circuit (8) controlled by the clock extraction circuit (7). This results in the reference pulse signal VQ, and a reference signal for the comparator (6) is generated by means of the circuit (9) so that the pulse width of VD is approximately equal to the pulse width of VQ.
Description
A method of detecting pulse-shaped data signals and a circuit for performing the method
The invention relates to a method of detecting pulse- shaped data signals, wherein the data signals are compared with a reference signal, which is dependent on the data signals, to generate a detected signal.
It is well-known that e.g. logic circuits have a certain setup time and holding time for the circuit to respond to an input signal. When a data signal is to be detected, it is therefore important that the detection takes place at such a point in the data pulse that both sufficient setup-time and holding time are available. Data signals to be detected usually differ from their ideal shape. For example, a data signal representing logic 1 may be too wide with respect to the clock period which represents the frequency of the data signal, and this will give rise to interference with the detection of the data signal.
It is well-known to detect a data signal by comparison with a reference signal by means of a comparator to which a reference signal is fed. The reference signal may e.g. be generated as a mean value of the received data signals, or, as described in German Offenlegungsschrift DE 38 16 973 Al, be generated as a difference between signals which represents the detected signal and an inverted version of the detected data signal, respectively. If l's and 0's are distributed fairly equally in the data signal, this prior art may give a reasonable compensation for the mentioned pulse width variations. However, in case of a too great imbalance between the number of l's and the number of 0's in the data signal the prior art will cause the detected pulse width to be wrong and the reference signal to be moved out into the outer range of
the amplitude of the signals where the signal/noise ratio is relatively small, thereby involving the risk of error detection.
The object of the invention is to provide a method which gives a better compensation of pulse width variations than has been possible in the past, and wherein this compensation works even in case of imbalance between the number of l's and the number of 0's in the data signal.
This object is achieved by extracting a clock signal from the detected signal to generate a reference pulse signal in response to the detected pulse signal, and comparing the detected pulse signal and the reference pulse signal to generate the reference signal so that the pulse width of the detected pulse signal is adjusted to correspond to the reference pulse width.
The reference pulse width corresponds to a whole clock period, which is well-defined with respect to the data signal frequency, and the method of the invention thus ensures that the detected pulse signal is generated with an approximately correct pulse width, which is in turn due to the best conditions for maximum setup time and holding time in connection with the detection.
The reference signal is adjusted with a certain attenuation in accordance with the type of data signals which are transmitted, and the control signal preferably varies slowly with respect to the frequency of the data signals.
If the data signal pulses differ much from the ideal shape, the reference signal may be relatively close to the maximum and minimum values of the data pulses, and it may therefore be expedient to limit the range within which the reference signal may be adjusted.
In practice, it may be expedient to make comparisons on the basis of differential signals, as differences in the DC levels from the various circuits may easily occur. The invention also concerns a circuit for performing the method according to claim 1 and of type which is defined in the introductory portion of claim 5. The circuit is characterized in that it comprises a clock extraction circuit adapted to generate a clock signal from the de- tected pulse signal, and comprises a generator circuit adapted to generate a reference pulse signal representing the detected pulse signal with a pulse width which is dependent on the clock signal period, as well as comprises a comparison circuit adapted to compare the detected pulse signal with the reference pulse signal to generate the reference signal so that the pulse width of the detected pulse signal is adjusted to correspond to the reference pulse width.
Preferably, the generator is a D-flip-flop adapted to re¬ ceive the detected pulse signal on the data input and to receive the generated clock signal on the clock input.
A preferred embodiment of the comparison circuit is a differential amplifier whose inputs are connected to receive the detected pulse signal and the reference pulse signal, respectively.
Signal limitations may be introduced into the control loop in different ways, i.a. comprising low-pass filtering of the detected pulse signal and the reference pulse signal. Other forms of limitation may also be introduced into the actual reference signal e.g. in the form of maximum and minimum values .
A compensation circuit may be inserted with a view to compensating differences in the logic voltage levels. The compensation circuit may be in the form of one, preferably two differential amplifiers for the detected pulse signal and the reference pulse signal, respectively. In the event that just one differential circuit is used, this may be connected to one of the pulse signals (the detected pulse signal or the reference pulse signal), so that the output signal may be adjusted in terms of DC relative to the DC level of the other pulse signal.
The invention will now be described more fully with reference to the drawing, in which
fig. 1 shows a circuit for detecting data signals using prior art,
fig. 2 shows an embodiment of a circuit according to the invention for detecting data signals,
fig. 3 illustrates the temporal course of selected signals in connection with the detection of a data signal using a circuit according to the invention,
fig. 4 shows an example of a detection of a data signal using prior art and the technique according to the invention, respectively,
fig. 5 shows an embodiment of a circuit according to the invention in which a possible difference in logic voltage levels is compensated.
Fig. 1 shows an example of a circuit for detecting data signals using prior art. The circuit detects an arriving data signal DATA using a threshold value for a comparator, said threshold value being a mean value based on
maximum and minimum amplitude of DATA. It should be noted that the concepts threshold value and reference voltage have the same meaning in this context.
The data signal DATA is fed as a first input signal to a comparator 1. The data signal DATA is also fed to a ref¬ erence signal generator 2 consisting of two diodes and an RC network. The output signal Vc from the reference signal generator 2 is fed as a second input signal to the comparator 1.
The comparator 1 forms an output signal VD which is logic 1 when the data signal DATA is greater than the reference signal Vc, and which is logic zero when the signal DATA is smaller than the reference signal Vc.
The signal VD is fed to a clock extraction circuit 3 which extracts the clock signal CLK with the frequency corresponding to the clock in the signal VD. The clock extractor 3 may e.g. be built using a digital phase- locked circuit in a well-known manner.
The signal VD is also fed to the data input on a D-flip- flop 4. The extracted clock signal CLK is used as a clock signal for the D-flip-flop 4. The output signal VQ of the D-flip-flop will thus be a sampled signal with a clock period determined by the clock signal CLK.
As described, the data signal DATA will be detected by the circuit in fig. 1, but the circuit has the drawback that the pulse width of the output signal VD will vary depending on the data signal DATA. The reason is that the data signal DATA will typically have inclined flanks, e.g. as a result of a low-pass filtering in connection with a transmission of the signal, and the threshold value will therefore affect the pulse width of the signal
VD. The threshold value is determined by temporally averaging the data signal DATA in the reference signal gen¬ erator 2 and will therefore vary when the signal DATA varies. For example, a single logic 1 among many logic 0's will cause a relatively low threshold value Vc to be generated, and this will have as a result that the pulse width of a detected pulse will be relatively wide owing to the inclined flanks of the pulse.
Fig. 2 shows an embodiment of a circuit for detecting data signals according to the invention. The circuit de¬ tects an arriving signal DATA and uses an adaptive refer¬ ence signal for adjusting the pulse width of the detected pulse .
A data signal DATA is fed to a first input of a comparator 6 which is indicated as a simple comparator, but which may be implemented in various ways depending on the bit rate of the data signal DATA. For example, the com- parator will be composed of high rate components when the data signal DATA has a high bit rate. The adaptive, de¬ termined reference signal Vc is fed to the second input of the comparator 6. The comparator 6 hereby forms a signal VD which is logic one when the signal DATA is greater than the reference signal Vc, and which is logic zero when the signal DATA is smaller than the reference signal Vc.
The output signal VD from the comparator 6 is fed to the clock extraction circuit 7 which extracts a clock signal CLK with a frequency equal to the clock frequency corresponding to the signal VD. As mentioned before, the clock extraction circuit 7 may be implemented as a digital phase-locked circuit.
The signal VD is fed to the data input of a D-flip-flop 8, and the clock signal CLK is fed to the clock input of the D-flip-flop 8. The signal VD is hereby sampled by the D-flip-flop 8 at the times determined by the clock signal CLK, and the signal VQ is generated.
The signals VD and VQ are fed to a differential low-pass filter 9 which generates the signal Vj.. The differential low-pass filter 9 is based upon a differential amplifier 10. The signal Vj. is fed to a limiter unit 13 whose output signal Vc is used as a reference signal for the comparator 6. The limiter unit 13 limits the signal Vc so that overloading of the comparator 6 is avoided. The limiter unit may also be adapted to keep the reference sig- nal within very narrow limits, so that the difference between DATA and the reference signal does not become too small .
The control loop adapts itself such that the temporal mean value of the signals VD and VQ is the same. As the pulse width of the output signal VQ is determined by the clock signal CLK, the adjustment will thus mean that a threshold value Vc is used so that the pulse width is kept constant even though the DC component of the data signal DATA varies.
In the situation where the input signal VD and the output signal VQ from the D-flip-flop 8 have the same low and the same high logic voltage levels, the output value Vc of the differential amplifier which corresponds to the difference between the temporal mean values of the signals VD and VQ will also correspond to the difference between the pulse width of the signals VD and VQ. The circuit will therefore cause detection of the signal DATA using the adaptive threshold value Vc, so that the pulse width of the signal VD is kept constant.
If, however, the input signal VD and the output signal V0 from the D-flip-flop 8 do not have the same low and same high logic voltage levels, the circuit must be extended to compensate for the difference in the logic voltage levels. It is illustrated in fig. 5 how this may be done. The desirability of adjusting the pulse width of the sig¬ nal VD so that it is equal to the period time of the clock signal CLK, may be ascribed inter alia to the temporal conditions which must be observed according to the specification for the D-flip-flop circuit 8 used. Thus, it is necessary to observe the given setup and holding time specifications for the signal applied to the data input to ensure that the D-flip-flop 8 operates correctly.
If, e.g., the signal DATA is detected so that the pulse width of the signal VD is smaller than the period time of the clock signal CLK fed to the D-flip-flop 8, it may be difficult to observe the specified setup and holding times. Correspondingly, a data pulse width of the signal VD greater than the period time of the clock signal CLK may make it difficult to observe the mentioned setup and holding times for the subsequent data pulses which are fed to the D-flip-flop 8. Thus, it is of interest to ad- just the pulse width of the signal VD so that it corresponds to the period time of the clock signal CLK, and, as mentioned, this is done by adjusting the threshold value Vc which is fed to the comparator 6.
Fig. 3 shows an example of the temporal course of the input signal DATA and the output signal VD from the comparator 6 using the circuit shown in fig. 2. In the adjustment described in connection with fig. 2, the threshold value Vc will be adjusted currently so that the tem- poral mean value of the signal VD is equal to the temporal mean value of the output signal VQ.
It is illustrated in the upper portion of fig. 3 how the threshold value Vc is adjusted from having the value Thl to later having the value Th-2. The change in the thresh¬ old value Vc is a result of the adjustment to ensure that the pulse width of the data signal DATA measured at the level of the reference signal corresponds to the pulse width of the clock signal CLK, i.e. that VD has the same temporal mean value as the output signal VQ.
Fig. 4 shows an example of a detection of a data signal using prior art and the technique of the invention, respectively. It is illustrated in fig. 4(a) how the detection takes place using the prior art, in which the threshold value Vc is determined as a temporal mean value of the data signal DATA. Thus, using the threshold value Vc and a comparator, the detection of the signal DATA will have as a result that the generated signal VD will generally have a varying pulse width. This is seen in fig. 4(a) in that the pulse width ti is different from the pulse width t2.
Fig. 4(b) shows an example of the detection of a data signal DATA using the technique of the invention, in which the threshold value is adjusted on the basis of the pulse width of the signal DATA. As appears from fig. 4 (b) , this adjustment results in a constant pulse width in the signal VD. In fig. 4(b), the pulse width ti is thus equal to the pulse width t2, which is equal to the constant pulse width in the resulting output signal VQ.
Fig. 5 shows an example of a circuit of the invention in which a possible difference in logic voltage levels between logic signals is compensated. Fig. 5 is an extension relative to fig. 3 in that a possible difference be- tween the logic voltage levels of the input signal VD and the output signal VQ from the D-flip-flop 4 in fig. 3 is
compensated. The parts of the circuit which are identical with those in fig. 3 have same reference numerals as in fig. 3.
Fig. 5 differs from fig. 3 in that the data signal DATA is fed to a comparator 16, from which both the output signal VD and the associated inverted signal are fed to the D-flip-flop 8 so that the output signal VD from the comparator 16 is fed to the data input on the D-flip-flop 8, while the inverted output signal from the comparator 16 is fed to the inverted data input on the D-flip-flop
The output signal VD and the associated inverted output signal from the comparator are likewise fed to a circuit 11 which generates a signal representing the temporal mean value of VD. Correspondingly, both the output signal VQ from the D-flip-flop 8 and the corresponding inverted output signal are fed to a circuit 12, which, like the circuit 11, generates an output signal representing the temporal mean value of VQ. Suitable calibration causes the output signals from the circuits 11 and 12 to have signals in the same voltage ranges, so that the difference between the output signals from the circuits 11 and 12 represents the difference in pulse widths between the signals VD and VQ.
The output signals from the circuits 11 and 12 are fed to an integrator 19 which has the same function as the dif- ferential low-pass filter 9 in fig. 2, merely with the difference that the low-pass filtering in fig. 5 is positioned in the circuits 11 and 12 so that the circuit 19 is a pure integrator.
A possible difference in the logic voltage levels of the signals VD and VQ is compensated by using the circuit
shown in fig. 5, thereby ensuring that the differential temporal mean value of the signals VD and VQ gives correct information on the difference in the pulse width between the signals VD and VQ. For example, a situation in which the signals VD and VQ have the same temporal value will occur precisely when the pulse width of the signals VD and VQ are the same.
Claims
1. A method of detecting pulse-shaped data signals, wherein the data signals are compared with a reference signal, which is dependent on the data signals, to generate a detected pulse signal, c h a r a c t e r i z e d in that a clock signal is extracted from the detected pulse signal to generate a reference pulse signal in re- sponse to the detected pulse signal, and that the detected pulse signal and reference pulse signal are compared to generate the reference signal so that the pulse width of the detected pulse signal is adjusted to correspond to the pulse width of the reference pulse signal.
2. A method according to claim 1, c h a r a c t e r i z e d in that the reference signal is generated with sluggishness so that the reference signal varies slowly with respect to the frequency of the data signal.
3. A method according to claim 1 or 2, c h a r a c t e r i z e d in that the size of the reference signal is kept within a range positioned between and at a distance from the maximum and minimum levels of the data signal.
4. A method according to claims 1-3, c h a r a c t e r i z e d in that the detected pulse signal and the reference pulse signal are generated differentially.
5. A circuit for detecting pulse-shaped data signals and comprising a comparator for comparing the data signals with a reference signal so that a detected pulse signal is generated, c h a r a c t e r i z e d in that the cir- cuit comprises a clock extraction circuit adapted to generate a clock signal from the detected pulse signal, and comprises a generator circuit adapted to generate a reference pulse signal representing the detected pulse sig¬ nal with a pulse width which is dependent on the clock signal period, as well as comprises a comparison circuit adapted to compare the detected pulse signal with the reference pulse signal to generate the reference signal so that the pulse width of the detected pulse signal is adjusted to correspond to the pulse width of the reference pulse signal.
6. A circuit according to claim 5, c h a r a c t e r i z e d in that the generator circuit is a D-flip-flop adapted to receive the detected pulse signal on the data input and to receive the generated clock signal on the clock input.
7. A circuit according to claims 5 or 6, c h a r a c t e r i z e d in that the comparison circuit is built as a differential amplifier whose inputs are connected to receive the detected pulse signal and the reference pulse signal, respectively.
8. A circuit according to claims 5-7, c h a r a c t e r i z e d in that it comprises a low-pass filter to filter the detected pulse signal and the reference pulse signal .
9. A circuit according to claims 5-8, c h a r a c t e r i z e d in that the reference signal is connected to the input terminal of the comparator via a limiter circuit .
10. A circuit according to claims 5-9, c h a r a c t e r i z e d in that it comprises a compensation cir- cuit adapted to compensate differences, if any, in the logic voltage levels of the detected pulse signal and the reference pulse signal, respectively.
11. A circuit according to claim 10, c h a r a c t e r i z e d in that the compensation circuit comprises one or more differential amplifiers whose inputs are con¬ nected to receive a differential pulse signal and whose output is connected to an input on the comparison circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU53114/98A AU5311498A (en) | 1996-12-23 | 1997-12-22 | A method of detecting pulse-shaped data signals and a circuit for performing themethod |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DK150696 | 1996-12-23 | ||
DK1506/96 | 1996-12-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1998028846A1 true WO1998028846A1 (en) | 1998-07-02 |
Family
ID=8105550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DK1997/000593 WO1998028846A1 (en) | 1996-12-23 | 1997-12-22 | A method of detecting pulse-shaped data signals and a circuit for performing the method |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU5311498A (en) |
WO (1) | WO1998028846A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002063766A2 (en) * | 2000-11-01 | 2002-08-15 | Primarion, Inc. | Method and apparatus for detecting valid signal information |
WO2003034592A1 (en) * | 2001-10-17 | 2003-04-24 | Optillion Ab | Adaptive level binary logic |
WO2006000796A2 (en) * | 2004-06-26 | 2006-01-05 | Plus Design Limited | Signalling method |
US7252085B2 (en) | 2001-10-18 | 2007-08-07 | Pari Gmbh Spezialisten Fur Effektive Inhalation | Device for inhalation therapy |
WO2023231011A1 (en) * | 2022-06-02 | 2023-12-07 | Huawei Technologies Co., Ltd. | Methods and apparatus for pulse shaped and overlapped phase tracking reference signals |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4592072A (en) * | 1982-05-07 | 1986-05-27 | Digital Equipment Corp | Decoder for self-clocking serial data communications |
DE3816973A1 (en) * | 1987-05-21 | 1988-12-22 | Pioneer Electronic Corp | PULSE WIDTH INTERFERENCE CORRECTION |
-
1997
- 1997-12-22 WO PCT/DK1997/000593 patent/WO1998028846A1/en active Application Filing
- 1997-12-22 AU AU53114/98A patent/AU5311498A/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4592072A (en) * | 1982-05-07 | 1986-05-27 | Digital Equipment Corp | Decoder for self-clocking serial data communications |
US4592072B1 (en) * | 1982-05-07 | 1994-02-15 | Digital Equipment Corporation | Decoder for self-clocking serial data communications |
DE3816973A1 (en) * | 1987-05-21 | 1988-12-22 | Pioneer Electronic Corp | PULSE WIDTH INTERFERENCE CORRECTION |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN, Vol. 15, No. 408, (E-1123); & JP,A,03 166 815 (NEC CORP) 18 July 1991. * |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002063766A2 (en) * | 2000-11-01 | 2002-08-15 | Primarion, Inc. | Method and apparatus for detecting valid signal information |
WO2002063766A3 (en) * | 2000-11-01 | 2003-02-27 | Primarion Inc | Method and apparatus for detecting valid signal information |
US6710605B2 (en) | 2000-11-01 | 2004-03-23 | Primarion, Inc. | Method and apparatus for detecting valid signal information |
WO2003034592A1 (en) * | 2001-10-17 | 2003-04-24 | Optillion Ab | Adaptive level binary logic |
US6914451B2 (en) | 2001-10-17 | 2005-07-05 | Optillion Operations Ab | Adaptive level binary logic |
US7252085B2 (en) | 2001-10-18 | 2007-08-07 | Pari Gmbh Spezialisten Fur Effektive Inhalation | Device for inhalation therapy |
WO2006000796A2 (en) * | 2004-06-26 | 2006-01-05 | Plus Design Limited | Signalling method |
WO2006000796A3 (en) * | 2004-06-26 | 2006-04-27 | Plus Design Ltd | Signalling method |
DE112005001554B4 (en) * | 2004-06-26 | 2014-07-17 | Baker Hughes Inc. | Electric sign dispensing system |
WO2023231011A1 (en) * | 2022-06-02 | 2023-12-07 | Huawei Technologies Co., Ltd. | Methods and apparatus for pulse shaped and overlapped phase tracking reference signals |
Also Published As
Publication number | Publication date |
---|---|
AU5311498A (en) | 1998-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4475210A (en) | Data eye monitor | |
US5903605A (en) | Jitter detection method and apparatus | |
KR920006280B1 (en) | Binary data regenerator with adaptive threshold level | |
US6496552B2 (en) | Timing circuit | |
US6377082B1 (en) | Loss-of-signal detector for clock/data recovery circuits | |
US6546063B1 (en) | Asynchronous clock for adaptive equalization | |
US3991379A (en) | Logic level decoding circuit | |
EP0611059B1 (en) | A system for DC restoration of serially transmitted binary signals | |
US4375037A (en) | Receiving circuit | |
EP0208530B1 (en) | Squelch detecting circuit with squelch start determining means | |
CA2047308A1 (en) | Apparatus and method for demodulating a digital modulation signal | |
US4234954A (en) | On-line bit error rate estimator | |
US4375099A (en) | Link performance indicator with alternate data sampling and error indication generation | |
US4555788A (en) | Multiple rate baseband receiver | |
CA1084127A (en) | Adaptive equalizer with improved distortion analysis | |
WO1998028846A1 (en) | A method of detecting pulse-shaped data signals and a circuit for performing the method | |
US6975678B1 (en) | Apparatus and averaging method for equalizing signals | |
US4590600A (en) | Dynamic digital equalizer | |
US4810101A (en) | Noise detection by sampling digital baseband signal at eye openings | |
US4585989A (en) | 50% point of amplitude and phase detector | |
JP3463727B2 (en) | Clock pulse transmission circuit | |
US4592077A (en) | NRZ digital data recovery | |
US5969547A (en) | Analog signal processing circuit with noise immunity and reduced delay | |
US6529565B1 (en) | Circuit for detecting a center error to correct same | |
EP0333491B1 (en) | An adaptive signal discrimination circuit and a method for discriminating high and low level of data signals |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH GM GW HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG US UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SZ UG ZW AT BE CH DE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase |