WO1998019398A2 - An integrated half-bridge timing control circuit - Google Patents

An integrated half-bridge timing control circuit Download PDF

Info

Publication number
WO1998019398A2
WO1998019398A2 PCT/IB1997/001195 IB9701195W WO9819398A2 WO 1998019398 A2 WO1998019398 A2 WO 1998019398A2 IB 9701195 W IB9701195 W IB 9701195W WO 9819398 A2 WO9819398 A2 WO 9819398A2
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
timing control
input
delay
control circuit
Prior art date
Application number
PCT/IB1997/001195
Other languages
French (fr)
Other versions
WO1998019398A3 (en
Inventor
Stephen L. Wong
Original Assignee
Philips Electronics N.V.
Philips Norden Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics N.V., Philips Norden Ab filed Critical Philips Electronics N.V.
Priority to EP97940307A priority Critical patent/EP0870367A2/en
Priority to JP10520225A priority patent/JP2000503505A/en
Publication of WO1998019398A2 publication Critical patent/WO1998019398A2/en
Publication of WO1998019398A3 publication Critical patent/WO1998019398A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/06—Modifications for ensuring a fully conducting state
    • H03K17/063—Modifications for ensuring a fully conducting state in field-effect transistor switches

Definitions

  • This invention is in the field of integrated half-bridge timing control circuits for driving a half-bridge output stage having high-side and low-side power transistors coupled together at a high-voltage output terminal, which comprises: a bistable circuit for generating a high-side timing control waveform and having set and reset inputs and an output coupled to a control terminal of said high-side power transistor; a timing control circuit input; a first delay circuit having an input coupled to said timing control circuit input and an output.
  • Half-bridge timing control circuit is known from JP-A-02/281813.
  • Half-bridge driver circuits are presently used to drive power transistors in such applications as power converters in electronic ballasts for high intensity discharge lamps and induction lamps.
  • present electronic ballast circuits operate at relatively low frequencies, typically up to several hundred KHz, electronic ballasts currently under development for high intensity discharge lamps will be required to operate at frequencies of over 700 KHz, with electronic ballasts for induction lamps requiring operation at frequencies up to several MHz.
  • the use of existing half-bridge driver circuits in the power converters of the electronic ballasts is impractical, because present integrated circuit designs generate high losses and excessive heat at high frequencies, which in practice limits high-voltage high-frequency operation.
  • a representative prior-art integrated driver circuit is the IR2110, manufactured by International Rectifier.
  • This high-voltage integrated circuit uses a bootstrap capacitor to power the high-side gate drive circuit, which is fabricated in a floating well within the IC. Timing information from a low-voltage control circuit is communicated to the circuitry within the floating well by a level-shifting stage that operates off the high voltage and sends pulses of current to a latch circuit in the floating well. The state of the latch circuit then determines when the high-side power transistor is turned on and off.
  • the driver circuit should not require the use of large capacitors or sophisticated analog circuits, so that it can be easily integrated.
  • the driver circuit should offer flexibility in operation, with both the duty cycle and period of the timing control circuit being selectable.
  • An integrated half-bridge timing control circuit as mentioned in the opening paragraph is therefore in accordance with the invention characterized in that said first delay circuit is referenced to the low side and in that the timing control circuit further comprises a second delay circuit having an input and an output coupled to said bistable circuit set input; a first interface circuit for coupling said first delay circuit output to said second delay circuit input; a third delay circuit having an input and an output coupled to said bistable circuit reset input; and a second interface circuit for coupling said timing control circuit input to said third delay circuit input.
  • the first delay circuit is a controllable delay circuit and the second and third delay circuits are fixed delay circuits.
  • the integrated half- bridge timing control circuit also includes a further bistable circuit for generating a low-side timing control waveform and having set and reset inputs and an output coupled to a control terminal of the low-side power transistor, with the first delay circuit output being coupled to the further bistable circuit reset input, and a further delay circuit being coupled between the timing control circuit input and the further bistable circuit set input.
  • an integrated half-bridge timing control circuit which is capable of operating at high frequencies with low power loss, which is easily integrated, and in which the duty cycle and period of the half-bridge circuit can be varied.
  • Fig. 1 shows a block diagram of an integrated half-bridge timing control circuit in accordance with the invention
  • Fig. 2 shows selected voltage waveforms generated during the operation of the circuit shown in Fig. 1;
  • Fig. 3 shows a schematic diagram of an interface and delay circuit for use in the half-bridge timing control circuit of Fig. 1;
  • Fig. 4 shows a block diagram of a low-side control circuit for use in conjunction with the timing control circuit of Fig. 1; and Fig. 5 shows selected voltage waveforms generated during the operation of the circuit shown in Fig. 4.
  • FIG. 1 An integrated half-bridge timing circuit 10 in accordance with the invention is shown in block-diagram form in Fig. 1. This circuit is used for driving a half- bridge output stage 12 having high-side and low-side power transistors 14 and 16, respectively, together between a high-voltage terminal 18 and a common or ground node 20 at a high-voltage output terminal 22.
  • the timing circuit 10 further includes a low- voltage first delay circuit 24 referenced to the low side (ground) and having a timing control circuit input terminal 26 and an output 27 which is coupled to a first interface circuit 28 within a floating well 30, the latter being denoted by the dashed rectangle in Fig. 1.
  • a floating well designates a portion of an integrated circuit which is electrically “floating” with respect to other portions of the same integrated circuit, so that both its voltage supply and common or ground connections can “float” or vary with respect to the voltage supply and ground connections for the remainder of the integrated circuit, in a manner well known to those of ordinary skill in this art.
  • circuits such as interface circuit 28 in the floating well 30 are coupled between a floating voltage supply line (not shown in this figure for simplicity) and a floating ground node (schematically shown as horizontal dashed line 32) which is connected to high-voltage output terminal 22.
  • Circuits such as interface circuit 28 in the floating well 30 are powered by a floating voltage supply which is coupled between the floating voltage supply line connected to the circuits in the well and floating ground node 32.
  • the output of the first interface circuit 28 is coupled to an input of a second delay circuit 34, the output of which is coupled in turn to a set input S of a latch circuit (or other suitable bistable circuit) 36.
  • An input Q of the latch circuit 36 provides a high-side timing control waveform which is coupled to a gate terminal 38 of high-side power transistor 14 by a gate driver circuit 40 or other suitable coupling means.
  • the timing control circuit input terminal 26 is also coupled to an input of a second interface circuit 42, the output of which is coupled to an input of a third delay circuit 44.
  • An output of delay circuit 44 is in turn coupled to a reset input R of the latch 36.
  • the first two waveforms V 26 and the V 27 refer to the voltages at timing control input terminal 26 and node 27, respectively, while the time intervals D 24 and D ⁇ , refer to the time delays of delay circuits 24 and 44, respectively.
  • the triggering point for generating the output voltage V Q of latch circuit 36 is the falling edge of the waveform V 26 at time tj. As shown in Fig. 2, the falling edges of V 26 and V 27 are separated by the time delay D 24 , and occur during a period when the output of the half-bridge circuit is low and when the floating well 30 is accordingly still near ground potential.
  • the ground-referenced voltages V 26 and V 27 are coupled to delay circuits 34 and 44 within the floating well by interface circuits 28 and 42, respectively, resulting in set (S) and reset (R) inputs to latch 36 which cause its output V Q to rise at time t 3 , which occurs at a delay equal to the sum of D 24 and D ⁇ after time tj, and fall at a time t 4 , which occurs at a time delay D ⁇ , after time t x .
  • the pulse width PW of voltage V Q has both its rising and falling edges controlled from a single falling edge of waveform V 26 in combination with delay circuits 24, 34 and 44.
  • delay circuit 24 is referenced to ground, its delay can be easily controlled by circuit adjustment, so that a desired pulse width PW can be obtained by selecting an appropriate value for delay D 24 , while the delay circuits 34 and 44, in the floating well, retain a fixed delay.
  • Fig. 3 an interface circuit such as circuit 28 or 42 in Fig. 1 is coupled to a delay circuit such as delay 34 or 44 in Fig. 1, with the interface and delay circuits being connected between floating ground 32 and a power supply bus 46 which is at a voltage equal to the desired power supply voltage for the circuits of Fig. 3 above the potential of the floating ground 32.
  • the interface portion of the circuit includes a diode Dj for coupling an input voltage V ⁇ to a pair of series-connected diodes D 2 and D 3 , a resistor R and an inverter INV j .
  • This portion of the circuit serves to couple the ground-referenced voltage V ⁇ (which may be the voltage at either node 26 or node 27 in Fig. 1) up to the delay circuit in the floating well which is referenced to the floating ground 32.
  • diode Dj must be a high-voltage diode, to withstand the high voltages that will occur between ground and the floating well during a portion of the operating cycle of the circuit. Due to the particular circuit configuration of the interface circuit 28, 42, the state of the logical input provided to the delay circuit 34, 44 will remain unchanged during changes in voltage level in the floating well.
  • Fig. 3 also illustrates one particular implementation of a delay circuit 34, 44, although it will be appreciated that many different delay circuit configurations can be employed.
  • inverter INVj the output of inverter INVj is fed to a pair of MOSFET transistors Tj and T 2 connected in series with a current source I, which serves to charge a capacitor C, with the delay time being the time needed for the capacitor C to be charged by the current source I from zero to the threshold voltage of a subsequent inverter INV 2 .
  • the output of the inverter TNV 2 at terminal 48, is then coupled to either the set input (for delay circuit 34) or the reset input (for delay circuit 44) of latch circuit 36 in Fig. 1.
  • FIG. 4 A circuit suitable for cooperating with the circuit of Fig. 1 to synchronize the high-side gate signal to transistor 14 with the low-side gate signal to transistor 16 is shown in Fig. 4.
  • the additional circuitry shown in block-diagram form in Fig. 4, uses the signals present at the input (26) and output (27) of the delay circuit 24 to generate a low-side gate timing signal for the low-side gate 50 which is synchronized with the signal applied from latch 36 output Q through gate driver 40 in the floating well 30 to the high-side gate 38. This accomplished by applying the timing control input signal at terminal 26 to a pair of delay elements 44' and 34' which are connected in series with an inverter 52, with the output of delay element 34' being applied to the set input S' of latch 36'.
  • the reset input R' of latch 36' receives an input from the output 27 of delay element 24.
  • the output Q' of latch 36' is coupled to the input of gate driver 40', the output of which provides a timing signal at the gate 50 of low-side transistor 16.
  • the delays of delay elements 44' and 34' are each set to be substantially equal to the delays of the delay circuits 44 and 34, respectively, in order to synchronize the timing of the low side with that of the high side.
  • Fig. 5 shows a timing diagram of selected waveforms associated with the operation of the circuit of Fig. 4.
  • the first three waveforms correspond to the waveforms shown and described in connection with Fig. 2, with the portion of waveform V Q labelled PW and occurring between time t 3 and representing the pulse width of the signal applied through gate driver 40 to activate the high-side transistor 14.
  • the fourth line of Fig. 5 represents the output V Q .
  • the low-side transistor 16 is always off from slightly before the high-side transistor turns on until slightly after the high-side transistor turns off, thus avoiding an undesirable and potentially damaging situation involving the simultaneous conduction of both transistors.
  • the integrated half-bridge timing control circuit described above is thus capable of efficiently driving a half-bridge output stage while minimizing power loss even at higher frequencies. This is accomplished in a circuit which avoids the use of large capacitors and sophisticated analog circuits, so that it can be easily integrated. Additionally, the duty cycle and period of the waveforms used to drive the output stage transistors can be easily selected, thus achieving flexible operation.

Landscapes

  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
  • Pulse Circuits (AREA)

Abstract

An integrated half-bridge timing control circuit for driving a half-bridge output stage has high-side and low-side power transistors coupled together at a high-voltage output terminal, and a bistable circuit for generating a high-side timing control waveform. The bistable circuit is driven by two delay circuits, each of which is decoupled from the high-side voltage by an associated interface circuit. The interface circuits are driven by input voltages which are delayed with respect to each other and which are referenced to the low side (ground). In this manner, an integrated half-bridge timing control circuit is obtained which is capable of operating at high frequencies with little power loss, which can be easily integrated, and which is both accurate and easily adjustable in operation.

Description

AN INTEGRATED HALF-BRIDGE TTMING CONTROL CIRCUIT
This invention is in the field of integrated half-bridge timing control circuits for driving a half-bridge output stage having high-side and low-side power transistors coupled together at a high-voltage output terminal, which comprises: a bistable circuit for generating a high-side timing control waveform and having set and reset inputs and an output coupled to a control terminal of said high-side power transistor; a timing control circuit input; a first delay circuit having an input coupled to said timing control circuit input and an output.
Such a half-bridge timing control circuit is known from JP-A-02/281813. Half-bridge driver circuits are presently used to drive power transistors in such applications as power converters in electronic ballasts for high intensity discharge lamps and induction lamps. Although present electronic ballast circuits operate at relatively low frequencies, typically up to several hundred KHz, electronic ballasts currently under development for high intensity discharge lamps will be required to operate at frequencies of over 700 KHz, with electronic ballasts for induction lamps requiring operation at frequencies up to several MHz. For such applications, the use of existing half-bridge driver circuits in the power converters of the electronic ballasts is impractical, because present integrated circuit designs generate high losses and excessive heat at high frequencies, which in practice limits high-voltage high-frequency operation.
A representative prior-art integrated driver circuit is the IR2110, manufactured by International Rectifier. This high-voltage integrated circuit uses a bootstrap capacitor to power the high-side gate drive circuit, which is fabricated in a floating well within the IC. Timing information from a low-voltage control circuit is communicated to the circuitry within the floating well by a level-shifting stage that operates off the high voltage and sends pulses of current to a latch circuit in the floating well. The state of the latch circuit then determines when the high-side power transistor is turned on and off. However, the use of a level shifting stage operating off the high voltage, while effective to transmit timing information to the high-side switch, is a major source of power loss at high frequencies, and in practice limits the frequency of operation of such circuits to about 100 KHz. An integrated half-bridge driver circuit in which power losses due to dissipation in the level shifting circuitry are minimized or eliminated, and which is capable of operating at frequencies substantially higher than the maximum operating frequency of presently-available integrated driver circuits, is shown in my earlier U.S. Patent No. 5,543,740, incorporated herein by reference in its entirety. However, this prior-art integrated half-bridge driver circuit still has a number of drawbacks. By using bootstrap capacitors to store analog voltages which in turn get converted into timing information as a function of a decaying analog voltage, accuracy problems can ensue in the analog -to-digital conversion process. Additionally, parasitic capacitances can have an adverse affect on circuit timing accuracy, unless the bootstrap capacitors are made very large, in which case integration becomes impractical or even impossible.
Accordingly, it would be desirable to have an integrated half-bridge timing control circuit which offers little power loss, even at high frequencies. Additionally, the driver circuit should not require the use of large capacitors or sophisticated analog circuits, so that it can be easily integrated. Finally, the driver circuit should offer flexibility in operation, with both the duty cycle and period of the timing control circuit being selectable.
It is thus an object of the invention to provide an integrated half-bridge timing control circuit in which power loss is minimized, even at higher frequencies. It is a further object of the invention to provide an integrated half-bridge timing control circuit which avoids the use of large capacitors and sophisticated analog circuits, so that it may be easily integrated. Yet a further object of the invention is to provide an integrated half-bridge timing control circuit in which the duty cycle and period can be selected, for flexible operation.
An integrated half-bridge timing control circuit as mentioned in the opening paragraph is therefore in accordance with the invention characterized in that said first delay circuit is referenced to the low side and in that the timing control circuit further comprises a second delay circuit having an input and an output coupled to said bistable circuit set input; a first interface circuit for coupling said first delay circuit output to said second delay circuit input; a third delay circuit having an input and an output coupled to said bistable circuit reset input; and a second interface circuit for coupling said timing control circuit input to said third delay circuit input. In a preferred embodiment of the invention, the first delay circuit is a controllable delay circuit and the second and third delay circuits are fixed delay circuits.
In a further preferred embodiment of the invention, the integrated half- bridge timing control circuit also includes a further bistable circuit for generating a low-side timing control waveform and having set and reset inputs and an output coupled to a control terminal of the low-side power transistor, with the first delay circuit output being coupled to the further bistable circuit reset input, and a further delay circuit being coupled between the timing control circuit input and the further bistable circuit set input.
In this manner, an integrated half-bridge timing control circuit is obtained which is capable of operating at high frequencies with low power loss, which is easily integrated, and in which the duty cycle and period of the half-bridge circuit can be varied.
These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter. The invention may be more completely understood with reference to the following description, to be read in conjunction with the accompanying drawing, in which:
Fig. 1 shows a block diagram of an integrated half-bridge timing control circuit in accordance with the invention;
Fig. 2 shows selected voltage waveforms generated during the operation of the circuit shown in Fig. 1;
Fig. 3 shows a schematic diagram of an interface and delay circuit for use in the half-bridge timing control circuit of Fig. 1;
Fig. 4 shows a block diagram of a low-side control circuit for use in conjunction with the timing control circuit of Fig. 1; and Fig. 5 shows selected voltage waveforms generated during the operation of the circuit shown in Fig. 4.
An integrated half-bridge timing circuit 10 in accordance with the invention is shown in block-diagram form in Fig. 1. This circuit is used for driving a half- bridge output stage 12 having high-side and low-side power transistors 14 and 16, respectively, together between a high-voltage terminal 18 and a common or ground node 20 at a high-voltage output terminal 22.
The timing circuit 10 further includes a low- voltage first delay circuit 24 referenced to the low side (ground) and having a timing control circuit input terminal 26 and an output 27 which is coupled to a first interface circuit 28 within a floating well 30, the latter being denoted by the dashed rectangle in Fig. 1. It should be understood that the term "floating well", as used herein, designates a portion of an integrated circuit which is electrically "floating" with respect to other portions of the same integrated circuit, so that both its voltage supply and common or ground connections can "float" or vary with respect to the voltage supply and ground connections for the remainder of the integrated circuit, in a manner well known to those of ordinary skill in this art. Thus, circuits such as interface circuit 28 in the floating well 30 are coupled between a floating voltage supply line (not shown in this figure for simplicity) and a floating ground node (schematically shown as horizontal dashed line 32) which is connected to high-voltage output terminal 22. Circuits such as interface circuit 28 in the floating well 30 are powered by a floating voltage supply which is coupled between the floating voltage supply line connected to the circuits in the well and floating ground node 32.
The output of the first interface circuit 28 is coupled to an input of a second delay circuit 34, the output of which is coupled in turn to a set input S of a latch circuit (or other suitable bistable circuit) 36. An input Q of the latch circuit 36 provides a high-side timing control waveform which is coupled to a gate terminal 38 of high-side power transistor 14 by a gate driver circuit 40 or other suitable coupling means.
The timing control circuit input terminal 26 is also coupled to an input of a second interface circuit 42, the output of which is coupled to an input of a third delay circuit 44. An output of delay circuit 44 is in turn coupled to a reset input R of the latch 36. It will be appreciated that circuits such as the latch circuit 36 within the floating well 30 are powered by a floating low-voltage power supply which is referenced to the floating ground node shown schematically by the dashed line 32 in Fig. 1. The operation of the circuit of Fig. 1 may be more easily understood with reference to the timing diagram of Fig. 2. In Fig. 2, the first two waveforms V26 and the V27 refer to the voltages at timing control input terminal 26 and node 27, respectively, while the time intervals D24 and Dψ, refer to the time delays of delay circuits 24 and 44, respectively. The triggering point for generating the output voltage VQ of latch circuit 36 is the falling edge of the waveform V26 at time tj. As shown in Fig. 2, the falling edges of V26 and V27 are separated by the time delay D24, and occur during a period when the output of the half-bridge circuit is low and when the floating well 30 is accordingly still near ground potential. The ground-referenced voltages V26 and V27 are coupled to delay circuits 34 and 44 within the floating well by interface circuits 28 and 42, respectively, resulting in set (S) and reset (R) inputs to latch 36 which cause its output VQ to rise at time t3, which occurs at a delay equal to the sum of D24 and D^ after time tj, and fall at a time t4, which occurs at a time delay D^, after time tx. Thus, the pulse width PW of voltage VQ has both its rising and falling edges controlled from a single falling edge of waveform V26 in combination with delay circuits 24, 34 and 44. Furthermore, since delay circuit 24 is referenced to ground, its delay can be easily controlled by circuit adjustment, so that a desired pulse width PW can be obtained by selecting an appropriate value for delay D24, while the delay circuits 34 and 44, in the floating well, retain a fixed delay.
While it will be recognized that many forms of interface circuits (28, 42) and delay circuits (34, 44) may be used, one advantageous implementation of such circuits is shown in Fig. 3. In Fig. 3, an interface circuit such as circuit 28 or 42 in Fig. 1 is coupled to a delay circuit such as delay 34 or 44 in Fig. 1, with the interface and delay circuits being connected between floating ground 32 and a power supply bus 46 which is at a voltage equal to the desired power supply voltage for the circuits of Fig. 3 above the potential of the floating ground 32. The interface portion of the circuit includes a diode Dj for coupling an input voltage V^ to a pair of series-connected diodes D2 and D3, a resistor R and an inverter INVj. This portion of the circuit serves to couple the ground-referenced voltage V^ (which may be the voltage at either node 26 or node 27 in Fig. 1) up to the delay circuit in the floating well which is referenced to the floating ground 32. For this purpose, diode Dj must be a high-voltage diode, to withstand the high voltages that will occur between ground and the floating well during a portion of the operating cycle of the circuit. Due to the particular circuit configuration of the interface circuit 28, 42, the state of the logical input provided to the delay circuit 34, 44 will remain unchanged during changes in voltage level in the floating well. Fig. 3 also illustrates one particular implementation of a delay circuit 34, 44, although it will be appreciated that many different delay circuit configurations can be employed. In this circuit, the output of inverter INVj is fed to a pair of MOSFET transistors Tj and T2 connected in series with a current source I, which serves to charge a capacitor C, with the delay time being the time needed for the capacitor C to be charged by the current source I from zero to the threshold voltage of a subsequent inverter INV2. The output of the inverter TNV2, at terminal 48, is then coupled to either the set input (for delay circuit 34) or the reset input (for delay circuit 44) of latch circuit 36 in Fig. 1.
A circuit suitable for cooperating with the circuit of Fig. 1 to synchronize the high-side gate signal to transistor 14 with the low-side gate signal to transistor 16 is shown in Fig. 4. The additional circuitry, shown in block-diagram form in Fig. 4, uses the signals present at the input (26) and output (27) of the delay circuit 24 to generate a low-side gate timing signal for the low-side gate 50 which is synchronized with the signal applied from latch 36 output Q through gate driver 40 in the floating well 30 to the high-side gate 38. This accomplished by applying the timing control input signal at terminal 26 to a pair of delay elements 44' and 34' which are connected in series with an inverter 52, with the output of delay element 34' being applied to the set input S' of latch 36'. The reset input R' of latch 36' receives an input from the output 27 of delay element 24. As in the previously- described circuitry, the output Q' of latch 36' is coupled to the input of gate driver 40', the output of which provides a timing signal at the gate 50 of low-side transistor 16. It should be noted that the delays of delay elements 44' and 34' are each set to be substantially equal to the delays of the delay circuits 44 and 34, respectively, in order to synchronize the timing of the low side with that of the high side.
This synchronization is necessary in order to avoid any overlap in activation of the high-side and low-side transistors, which would result in an undesirable and possible damaging current surge between the high-voltage terminal 18 and the ground terminal 20. The manner in which this synchronization is achieved may be better understood with reference to Fig. 5, which shows a timing diagram of selected waveforms associated with the operation of the circuit of Fig. 4. In Fig. 5, the first three waveforms (V26, V27 and VQ) correspond to the waveforms shown and described in connection with Fig. 2, with the portion of waveform VQ labelled PW and occurring between time t3 and representing the pulse width of the signal applied through gate driver 40 to activate the high-side transistor 14. The fourth line of Fig. 5 represents the output VQ. of latch 36' which drives the gate of low-side transistor 16 through gate driver 40'. The voltage VQ. goes low at time t2, when latch 36' is reset by the falling edge of voltage V27 from delay element 24. Voltage VQ. then stays low until time t5, which occurs at a delay equal to the sum of the delays provided by delay circuits 44' and 34' in Fig. 4. Thus, as clearly shown in Fig. 5, high-side transistor 14 is on for the duration "PW", between time t3 and t4, while low-side transistor 16 is off for the duration PW', between time t2 and t5. Since t2 occurs before t3 and t5 occurs after t4, as determined by the delays D^ and D^., the low-side transistor 16 is always off from slightly before the high-side transistor turns on until slightly after the high-side transistor turns off, thus avoiding an undesirable and potentially damaging situation involving the simultaneous conduction of both transistors. The integrated half-bridge timing control circuit described above is thus capable of efficiently driving a half-bridge output stage while minimizing power loss even at higher frequencies. This is accomplished in a circuit which avoids the use of large capacitors and sophisticated analog circuits, so that it can be easily integrated. Additionally, the duty cycle and period of the waveforms used to drive the output stage transistors can be easily selected, thus achieving flexible operation.
While the invention has been particularly shown and described with reference to several preferred embodiments, it will be understood by those skilled in the art that various changes in form and detail may be made without departing from the spirit and scope of the invention.

Claims

CLAIMS:
1. An integrated half-bridge timing control circuit for driving a half-bridge output stage having high-side and low-side power transistors coupled together at a high- voltage output terminal, which comprises: a bistable circuit for generating a high-side timing control waveform and having set and reset inputs and an output coupled to a control terminal of said high-side power transistor; a timing control circuit input; a first delay circuit having an input coupled to said timing control circuit input and an output, characterized in that said first delay circuit is referenced to the low side and in that the timing control circuit further comprises a second delay circuit having an input and an output coupled to said bistable circuit set input; a first interface circuit for coupling said first delay circuit output to said second delay circuit input; a third delay circuit having an input and an output coupled to said bistable circuit reset input; and a second interface circuit for coupling said timing control circuit input to said third delay circuit input.
2. An integrated half-bridge timing control circuit as in Claim 1, wherein said first delay circuit is a controllable delay circuit.
3. An integrated half-bridge timing control circuit as in Claim 1 or 2, wherein said second and third delay circuits are fixed delay circuits.
4. An integrated half-bridge timing control circuit as in one or more of the previous claims, further comprising a further bistable circuit for generating a low-side timing control waveform and having set and reset inputs and an output coupled to a control terminal of said low-side power transistor, said first delay circuit output being coupled to said further bistable circuit reset input, and a further delay circuit coupled between said timing control circuit input and said further bistable circuit set input.
5. An integrated half-bridge timing control circuit as in Claim 4, wherein a delay of said further delay circuit is substantially equal to a sum of delays of said second and third delay circuits.
6. An integrated half-bridge timing control circuit as in one or more of the previous claims, further comprising a gate driver circuit for coupling said bistable circuit output to said control terminal of said high-side power transistor.
7. An integrated half-bridge timing control circuit as in one or more of the previous claims, wherein said bistable circuit comprises a latch circuit.
8. An integrated half-bridge timing control circuit as in one or more of the previous claims, wherein said second and third delay circuits comprise digital delay circuits.
9. An integrated half-bridge timing control circuit as in one or more of the previous claims, further comprising a further bistable circuit for generating a low-side timing control waveform and having set and reset inputs and an output coupled to a control terminal of said low-side power transistor, said first delay circuit output being coupled to said further bistable circuit reset input, and a further delay circuit coupled between said timing control circuit input and said further bistable circuit set input.
10. An integrated half-bridge timing control circuit as in one or more of the previous claims, wherein said first and second interface circuits each comprise an inverter having a diode-coupled input section to decouple said inverter from a ground connection of the timing control circuit.
PCT/IB1997/001195 1996-10-29 1997-10-02 An integrated half-bridge timing control circuit WO1998019398A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP97940307A EP0870367A2 (en) 1996-10-29 1997-10-02 An integrated half-bridge timing control circuit
JP10520225A JP2000503505A (en) 1996-10-29 1997-10-02 Integrated half-bridge timing control circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/741,163 US5719521A (en) 1996-10-29 1996-10-29 Integrated half-bridge timing control circuit
US08/741,163 1996-10-29

Publications (2)

Publication Number Publication Date
WO1998019398A2 true WO1998019398A2 (en) 1998-05-07
WO1998019398A3 WO1998019398A3 (en) 1998-07-23

Family

ID=24979645

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1997/001195 WO1998019398A2 (en) 1996-10-29 1997-10-02 An integrated half-bridge timing control circuit

Country Status (5)

Country Link
US (1) US5719521A (en)
EP (1) EP0870367A2 (en)
JP (1) JP2000503505A (en)
CN (1) CN1105418C (en)
WO (1) WO1998019398A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0891043A2 (en) * 1997-07-10 1999-01-13 Dialog Semiconductor GmbH Circuit arrangement with a first control unit

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1352458B1 (en) * 2000-11-14 2018-01-03 Aravot Rna Ltd System and method to eliminate the dead time influence in a pwm-driven system
DE10261433B3 (en) * 2002-12-30 2004-08-19 Infineon Technologies Ag Control circuit for semiconductor switch in series with inductive load provides two alternate control signals dependent on comparison between input signal value and voltage measuring signal
JP2004215458A (en) * 2003-01-08 2004-07-29 Mitsubishi Electric Corp Drive circuit of semiconductor switching element
EP1919082B1 (en) * 2006-10-30 2009-12-02 Infineon Technologies Austria AG Circuit arrangement and methods for driving a high-side semiconductor switch
JP5082574B2 (en) 2007-05-07 2012-11-28 三菱電機株式会社 Semiconductor device
US8664934B2 (en) 2012-01-27 2014-03-04 Covidien Lp System and method for verifying the operating frequency of digital control circuitry
CN103916113B (en) * 2012-12-31 2017-06-16 意法半导体研发(深圳)有限公司 A kind of drive circuit for driving power transistor
KR101440120B1 (en) * 2013-06-03 2014-09-12 주식회사 맵스 Active diode with improved transistor turn-off control
US10199937B1 (en) * 2018-04-09 2019-02-05 Texas Instruments Incorporated Methods and apparatus to digitally control pulse frequency modulation pulses in power converters

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5365118A (en) * 1992-06-04 1994-11-15 Linear Technology Corp. Circuit for driving two power mosfets in a half-bridge configuration
GB2287143A (en) * 1994-03-04 1995-09-06 Int Rectifier Corp Mosgate driver for ballast circuits
US5543740A (en) * 1995-04-10 1996-08-06 Philips Electronics North America Corporation Integrated half-bridge driver circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1221251B (en) * 1988-02-25 1990-06-27 Sgs Thomson Microelectronics MOS CIRCUIT FOR PILOTING A LOAD FROM THE HIGH SIDE OF THE POWER SUPPLY
JPH02281813A (en) * 1989-04-22 1990-11-19 Mitsubishi Electric Corp Short-circuit preventing device
FR2656965B1 (en) * 1990-01-09 1995-01-20 Sgs Thomson Microelectronics COMMAND AND CONTROL OF A POWER SWITCH.
EP0703667B1 (en) * 1994-09-16 1997-06-25 STMicroelectronics S.r.l. An integrated control circuit with a level shifter for switching an electronic switch
EP0703666B1 (en) * 1994-09-16 1997-06-25 STMicroelectronics S.r.l. A control circuit with a level shifter for switching an electronic switch
US5502412A (en) * 1995-05-04 1996-03-26 International Rectifier Corporation Method and circuit for driving power transistors in a half bridge configuration from control signals referenced to any potential between the line voltage and the line voltage return and integrated circuit incorporating the circuit
US5594379A (en) * 1995-07-07 1997-01-14 International Rectifier Corporation Method and Circuit to eliminate false triggering of power devices in optically coupled drive circuits caused by dv/dt sensitivity of optocouplers

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5365118A (en) * 1992-06-04 1994-11-15 Linear Technology Corp. Circuit for driving two power mosfets in a half-bridge configuration
GB2287143A (en) * 1994-03-04 1995-09-06 Int Rectifier Corp Mosgate driver for ballast circuits
US5543740A (en) * 1995-04-10 1996-08-06 Philips Electronics North America Corporation Integrated half-bridge driver circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0891043A2 (en) * 1997-07-10 1999-01-13 Dialog Semiconductor GmbH Circuit arrangement with a first control unit
EP0891043A3 (en) * 1997-07-10 2001-01-31 Dialog Semiconductor GmbH Circuit arrangement with a first control unit

Also Published As

Publication number Publication date
EP0870367A2 (en) 1998-10-14
JP2000503505A (en) 2000-03-21
US5719521A (en) 1998-02-17
CN1212088A (en) 1999-03-24
WO1998019398A3 (en) 1998-07-23
CN1105418C (en) 2003-04-09

Similar Documents

Publication Publication Date Title
US5543740A (en) Integrated half-bridge driver circuit
US7436160B2 (en) Half bridge adaptive dead time circuit and method
US5463283A (en) Drive circuit for electroluminescent lamp
US5781040A (en) Transformer isolated driver for power transistor using frequency switching as the control signal
US7948282B2 (en) Triangular-wave generating circuit, and inverter, light emitting device and liquid crystal television using the circuit
US8294494B2 (en) Triangular-wave generating circuit synchronized with an external circuit
US5719521A (en) Integrated half-bridge timing control circuit
US5686797A (en) Electronluminescent lamp inverter
US20210351686A1 (en) Circuit to transfer a signal between different voltage domains and corresponding method to transfer a signal
US20070126409A1 (en) Method and device for driving power converters
EP0790698B1 (en) Method of driving power converter
EP0800722B1 (en) Cmos driver circuit
US4694206A (en) Drive circuit for a power field effect transistor
US5754065A (en) Driving scheme for a bridge transistor
US7463071B2 (en) Level-shift circuit utilizing a single level-shift switch
US20240186884A1 (en) Circuit to transfer a signal between different voltage domains and corresponding method to transfer a signal
US6222744B1 (en) Isolated power supply circuit for a floating gate driver
JP3588301B2 (en) Half-bridge type inverter circuit
US6707261B2 (en) Discharge lamp lighting circuit
JP4060617B2 (en) Discharge lamp lighting circuit
JPH11502391A (en) Circuit device
JP3001009B2 (en) Switching power supply
JPH09285116A (en) Power supply circuit
CA2556182A1 (en) Drive circuit for converters
WO2001026431A1 (en) A power oscillator for driving a discharge lamp

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 97192520.8

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1997940307

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1997940307

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1997940307

Country of ref document: EP