WO1997028562A1 - Contact bump structure and method for fabricating contact bumps - Google Patents
Contact bump structure and method for fabricating contact bumps Download PDFInfo
- Publication number
- WO1997028562A1 WO1997028562A1 PCT/FI1997/000047 FI9700047W WO9728562A1 WO 1997028562 A1 WO1997028562 A1 WO 1997028562A1 FI 9700047 W FI9700047 W FI 9700047W WO 9728562 A1 WO9728562 A1 WO 9728562A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- tin
- contact
- bump structure
- onto
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/05611—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13616—Lead [Pb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01072—Hafnium [Hf]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
Definitions
- the invention relates to a contact bump structure according to the preamble of claim 1.
- the invention also concerns a method of forming a contact bump structure.
- contact bumps on electronic components are formed by means of autocatalytic processes from nickel with gold deposited thereon.
- the contact bump structure is later bonded, e.g., by tin solder bonding to a larger circuit substrate/board.
- the goal of the invention is achieved by depositing the tin solder bumps by means of an autocatalytic process directly onto aluminium contact bump structures formed on a silicon substrate.
- the contact bump structure according to the invention is characterized by what is stated in the characterizing part of claim 1.
- One of the principal advantages of the contact bump structure according to the invention is that a metallurgical structure is attained which during the soldering process and under operating conditions does not form brittle intermetal compounds or such uncontrolled intermetallic alloying that is detrimental to the solder bond.
- the bond structure disclosed herein has an inherent ductility and toughness which are liable to even out stresses caused by the differential thermal expansion rates of the substrate and the bonded component.
- the invention also makes it possible to implement bump structures that are compatible with conventional surface mounting technology. Moreover, the invention facilitates a high component bonding density without any risk of short circuits.
- Figure 1 shows a longitudinally sectioned side view of a contact bump structure according to the invention
- Figure 2 shows the contact bump structure of Fig. 1 after post-treatment
- Figure 3 shows a longitudinally sectioned side view of a process step suitable for forming an alternative embodiment of the contact bump structure according to the invention
- Figure 4 shows the contact bump structure of Fig. 3 after post-treatment
- Figure 5a shows a longitudinally sectioned side view of a third embodiment of the contact bump structure according to the invention.
- Figure 5b shows the contact bump structure of Fig. 5a after post-treatment
- Figure 6 shows a fourth alternative embodiment of the contact bump structure according to the invention.
- the goal of the method according to the invention is both to dispense with the catalyzing zincate bath which is conventionally applied prior to the nickel bath but tends to attack the aluminium layer and is critical in operation, and to accelerate the start of metal deposition in the nickel bath such that no additional etching can occur.
- a catalyzing zincate bath which is conventionally applied prior to the nickel bath but tends to attack the aluminium layer and is critical in operation, and to accelerate the start of metal deposition in the nickel bath such that no additional etching can occur.
- Layer 2 is a passivation layer conventionally used in semiconductor element structures.
- Layer 4 is a thin nickel layer deposited by a catalytic (metal-exchange reaction) process serving to replace the conventional zincate bath. The stresses between the nickel layer 5 deposited from the present process and the aluminium layer 3 remain substantially smaller than those occurring in a contact bump structure processed in a conventional nickel bath. On the nickel layer 5 is deposited a thin copper layer 6 whose sole function is to carry out the metal- exchange reaction with tin.
- tin layer 7 next deposited by the metal- exchange reaction cannot reach any substantial thickness
- another tin layer 8 of greater thickness (15-20 ⁇ m) is deposited in an autocatalytic bath thereonto.
- the contact bump is finally covered by a thin (0.3- 1.0 ⁇ m thick) lead layer 9 which is converted into an eutectic tin-lead alloy by a heat treatment.
- Figure 2 shows the contact bump of Fig. 1 after the heat treatment.
- a thick resist layer 10 with vertical walls can be used for depositing a thin, high copper "post" 6 which can yield substantially during thermal expansion thus reducing the risk of bond fractures.
- the copper post 6 is easily made ductile by subjecting the contact bumps to heat treatment at 150 °C for about 15 minutes.
- An alternative approach to improve the ductility of the contact bump is to leave the resist in place after the copper deposition step, whereby the tin 7 from the metal-exchange reaction is only allowed to deposit on top the copper post 6 as shown in Fig. 4.
- the autocatalytically deposited thick tin 8 forms a blob-like ball on the top of the contact bump, wherefrom, during the fusing step, it cannot wet the sides of the copper post 6, these being al ⁇ ready oxidized at this stage of the bump-forming process.
- tin layer 8 when permitted by the desired contact density, onto the thin nickel layer 5 and the copper layer 6 can naturally be deposited a thick tin layer 8 that in a heat treatment is melted into a blob-like bump bordered by the underlying metallization as shown in Fig. 5b.
- the yield properties of the tin layer may change somewhat due to the required heat treatment.
- the contact bumps structures described above can be bonded to a substrate by means of a plurality of techniques well-known from the literature of the art.
- the most common bonding method is to use solder cream subjected to a fusing step as is conventional in the surface mounting technology.
- the limits of this method are dictated at high contact densities by the finest achievable raster of solder cream dots, which in the printing process typically is in the order of about 200 ⁇ m.
- the conductive component in these compounds is a metallic filler comprising nonmelting metallic particles, or preferably, melting solder alloy particles. Even higher still contact densities (with an interbump spacing smaller than 100 ⁇ m) have been attained by directly fusing the contact bump surfaces to the contact pad areas of the substrate, which are coated with a suitable metal, in an inert gas atmosphere or protected by a flux. When using a tin-lead alloy bump on a gold-clad contact area, this metallic bond combination has been processed with good results in a normal dry air atmosphere even without using any flux.
- the present method offers an interesting, novel possibility of processing metallic microbonds by using certain semimetallic elements (such as bismuth) for making the bond.
- semimetallic elements such as bismuth
- a suitable, typically tin or tin-lead alloy coated contact bump and/or substrate is coated electrolytically or chemically by a thin bismuth layer or similar semimetallic compound.
- the bumps and the substrate are superimposed and heated until the bismuth due to its lowest melting temperature of the materials is melted and forms a solid solution with tin without causing total melting of the tin bump.
- the metallic bond thus obtained is extremely tough and ductile.
- solder bond can be formed that is also pro ⁇ tected by an adhesive. This process dispenses with the filler normally applied in the intermediate space remaining between the component and the substrate.
- a sim ⁇ ilar bonding metallurgy can also be achieved using a bismuth-filled anisotropically conducting adhesive.
- the multi-step contact bond formation process according to the invention permits a relatively large variation in the bonding temperatures used.
- Fig. 6 it is possible to simplify the disclosed process appreciably by arranging a metal- exchange reaction to occur directly with the aluminium layer 3. Then, the nickel and copper layers can be omitted and the contact bump is formed by a thin tin layer 7 formed in the metal-exchange reaction, an autocatalytically deposited tin layer 8 and a thin, protective lead layer 9.
- a proper composition for the tin layer 7 formed by the metal-exchange reaction is known from the chemical tin deposition processes used in the manufacture of aluminium pistons.
- Typical process param ⁇ eters for a metal-exchange tin bath are: 44.8 g/1 Na 2 SnO,- 3H 2 O, 3-5 min process time at 80 °C, tin layer thickness 4-5 ⁇ m.
- the method according to the invention is particularly intended for forming contact bumps on semiconductor chips patterned on a homogeneous silicon substrate. After processing, the semiconductor chips processed on the substrate are separated from each other and bonded to larger circuit boards by means of the above- described contact bumps.
- the autocatalytic deposition method referred to in the present text is also known as the electroless process in which metallic layers are deposited without using an external source of electrical potential.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP97901650A EP0878023A1 (en) | 1996-02-02 | 1997-01-30 | Contact bump structure and method for fabricating contact bumps |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI960502A FI960502A (en) | 1996-02-02 | 1996-02-02 | Bump structure and method for forming bumps |
FI960502 | 1996-02-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997028562A1 true WO1997028562A1 (en) | 1997-08-07 |
Family
ID=8545264
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FI1997/000047 WO1997028562A1 (en) | 1996-02-02 | 1997-01-30 | Contact bump structure and method for fabricating contact bumps |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0878023A1 (en) |
FI (1) | FI960502A (en) |
WO (1) | WO1997028562A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG143978A1 (en) * | 1999-12-03 | 2008-07-29 | Delphi Tech Inc | Method for joining an integrated circuit and a flexible circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5290732A (en) * | 1991-02-11 | 1994-03-01 | Microelectronics And Computer Technology Corporation | Process for making semiconductor electrode bumps by metal cluster ion deposition and etching |
-
1996
- 1996-02-02 FI FI960502A patent/FI960502A/en unknown
-
1997
- 1997-01-30 WO PCT/FI1997/000047 patent/WO1997028562A1/en not_active Application Discontinuation
- 1997-01-30 EP EP97901650A patent/EP0878023A1/en not_active Withdrawn
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5290732A (en) * | 1991-02-11 | 1994-03-01 | Microelectronics And Computer Technology Corporation | Process for making semiconductor electrode bumps by metal cluster ion deposition and etching |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG143978A1 (en) * | 1999-12-03 | 2008-07-29 | Delphi Tech Inc | Method for joining an integrated circuit and a flexible circuit |
SG147302A1 (en) * | 1999-12-03 | 2008-11-28 | Delphi Tech Inc | Method for joining an integrated circuit and a flexible circuit |
Also Published As
Publication number | Publication date |
---|---|
FI960502A0 (en) | 1996-02-02 |
FI960502A (en) | 1997-08-03 |
EP0878023A1 (en) | 1998-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5583073A (en) | Method for producing electroless barrier layer and solder bump on chip | |
US7098126B2 (en) | Formation of electroplate solder on an organic circuit board for flip chip joints and board to board solder joints | |
US8497200B2 (en) | Method to form solder alloy deposits on substrates | |
KR100482721B1 (en) | Wiring board and its production method, semiconductor device and its production method, and electronic apparatus | |
US5134460A (en) | Aluminum bump, reworkable bump, and titanium nitride structure for tab bonding | |
US6329722B1 (en) | Bonding pads for integrated circuits having copper interconnect metallization | |
US8013428B2 (en) | Whisker-free lead frames | |
US7800240B2 (en) | Under bump metallurgy structure and wafer structure using the same and method of manufacturing wafer structure | |
US6251501B1 (en) | Surface mount circuit device and solder bumping method therefor | |
US8871631B2 (en) | Method to form solder deposits on substrates | |
EP0382080A2 (en) | Bump structure for reflow bonding of IC devices | |
JPH10511226A (en) | Solder bump for flip chip mounting and method of manufacturing the same | |
EP2180770A1 (en) | Method to form solder deposits on substrates | |
US6312830B1 (en) | Method and an apparatus for forming an under bump metallization structure | |
US6271111B1 (en) | High density pluggable connector array and process thereof | |
EP0256357B1 (en) | Semiconductor chip including a bump structure for tape automated bonding | |
WO1997028562A1 (en) | Contact bump structure and method for fabricating contact bumps | |
JP2000012605A (en) | Method for producing electrode part of semiconductor chip | |
EP1322146A1 (en) | Method of electroplating solder bumps on an organic circuit board | |
WO2001056081A1 (en) | Flip-chip bonding arrangement | |
EP2244285A1 (en) | Method to form solder deposits on substrates | |
JP3470789B2 (en) | Wiring board and method of manufacturing the same | |
US20060266446A1 (en) | Whisker-free electronic structures | |
EP0958606A1 (en) | Solder alloy or tin contact bump structure for unencapsulated microcircuits as well as a process for the production thereof | |
KR100726059B1 (en) | formation of electroplate solder on an organic circuit board for flip chip joints and board to board solder joints |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): DE GB US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1997901650 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1997901650 Country of ref document: EP |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1997901650 Country of ref document: EP |