WO1997011419A3 - Synchronous multi-port random access memory - Google Patents

Synchronous multi-port random access memory Download PDF

Info

Publication number
WO1997011419A3
WO1997011419A3 PCT/US1996/014311 US9614311W WO9711419A3 WO 1997011419 A3 WO1997011419 A3 WO 1997011419A3 US 9614311 W US9614311 W US 9614311W WO 9711419 A3 WO9711419 A3 WO 9711419A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
plurality
random access
access memory
port random
Prior art date
Application number
PCT/US1996/014311
Other languages
French (fr)
Other versions
WO1997011419A2 (en
Inventor
Tom North
Francis Siu
Original Assignee
Shablamm Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US52585695A priority Critical
Priority to US08/525,856 priority
Application filed by Shablamm Computer Inc filed Critical Shablamm Computer Inc
Publication of WO1997011419A2 publication Critical patent/WO1997011419A2/en
Publication of WO1997011419A3 publication Critical patent/WO1997011419A3/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893Caches characterised by their organisation or structure
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607Interleaved addressing
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0853Cache with multiport tag or data arrays
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/30Providing cache or TLB in specific location of a processing system
    • G06F2212/304In main memory subsystem
    • G06F2212/3042In main memory subsystem being part of a memory device, e.g. cache DRAM

Abstract

A synchronous multi-port random access memory (200) has a plurality of memory arrays (208). Each memory array having a plurality of memory cells arranged in a predetermined number of rows and a predetermined number of columns. The columns of each memory array are interleaved. Each of a plurality of memory ports (201) has a subcache (204) coupled thereto for each connection between each of the plurality of memory ports. A programmable controller (212) enables the memory cells to enable the cells in interleaved groups responsive to address signals and applies control signals to the memory arrays, to the memory ports, and the caches.
PCT/US1996/014311 1995-09-08 1996-09-06 Synchronous multi-port random access memory WO1997011419A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US52585695A true 1995-09-08 1995-09-08
US08/525,856 1995-09-08

Publications (2)

Publication Number Publication Date
WO1997011419A2 WO1997011419A2 (en) 1997-03-27
WO1997011419A3 true WO1997011419A3 (en) 1997-04-24

Family

ID=24094880

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/014311 WO1997011419A2 (en) 1995-09-08 1996-09-06 Synchronous multi-port random access memory

Country Status (1)

Country Link
WO (1) WO1997011419A2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6212597B1 (en) * 1997-07-28 2001-04-03 Neonet Lllc Apparatus for and method of architecturally enhancing the performance of a multi-port internally cached (AMPIC) DRAM array and like
DE19937176A1 (en) * 1999-08-06 2001-02-15 Siemens Ag Multiprocessor system
US8250312B2 (en) * 2009-04-29 2012-08-21 Micron Technology, Inc. Configurable multi-port memory devices and methods

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4783731A (en) * 1982-07-15 1988-11-08 Hitachi, Ltd. Multicomputer system having dual common memories
US4930066A (en) * 1985-10-15 1990-05-29 Agency Of Industrial Science And Technology Multiport memory system
US5127014A (en) * 1990-02-13 1992-06-30 Hewlett-Packard Company Dram on-chip error correction/detection
US5283877A (en) * 1990-07-17 1994-02-01 Sun Microsystems, Inc. Single in-line DRAM memory module including a memory controller and cross bar switches
US5386511A (en) * 1991-04-22 1995-01-31 International Business Machines Corporation Multiprocessor system and data transmission apparatus thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4783731A (en) * 1982-07-15 1988-11-08 Hitachi, Ltd. Multicomputer system having dual common memories
US4930066A (en) * 1985-10-15 1990-05-29 Agency Of Industrial Science And Technology Multiport memory system
US5127014A (en) * 1990-02-13 1992-06-30 Hewlett-Packard Company Dram on-chip error correction/detection
US5283877A (en) * 1990-07-17 1994-02-01 Sun Microsystems, Inc. Single in-line DRAM memory module including a memory controller and cross bar switches
US5386511A (en) * 1991-04-22 1995-01-31 International Business Machines Corporation Multiprocessor system and data transmission apparatus thereof

Also Published As

Publication number Publication date
WO1997011419A2 (en) 1997-03-27

Similar Documents

Publication Publication Date Title
US5923605A (en) Space-efficient semiconductor memory having hierarchical column select line architecture
KR0139874B1 (en) A synchronous dynamic access memory
KR950000504B1 (en) Semiconductor memory device with multiple row address strobe signal
KR930018593A (en) Semiconductor memory
KR970705142A (en) A dual bank memory and systems using it.
KR960008833A (en) Semiconductor memory
EP0323172B1 (en) Dynamic random access memories having shared sensing amplifiers
EP0115128B1 (en) Block-divided semiconductor memory device
KR950021657A (en) Semiconductor memory with E.O.E.
DE60308076T2 (en) Baking system and method for improved memory reliability
US7054178B1 (en) Datapath architecture for high area efficiency
JP2007504577A (en) Semiconductor memory device and method of operating a semiconductor memory device
EP1239592A3 (en) FPGA architecture having Ram blocks with programmable word length and width and dedicated address and data lines
EP1034686A4 (en) A low latency shared memory switch architecture
CA2145017A1 (en) Cell Multiplexer Having Cell Delineation Function
CA2168666A1 (en) Multiple port shared memory interface and associated method
EP1081711A3 (en) Dynamic type memory
KR0159465B1 (en) Semiconductor memory
EP0132129A3 (en) Address translation buffer
WO2001065562A8 (en) Data balancing scheme in solid state storage devices
US6061290A (en) Method and apparatus for simultaneous memory subarray testing
EP0568016A3 (en) Semiconductor memory device having multiple selector unit simultaneously selecting memory cells from memory cell blocks in diagnostic mode of operation.
JP3212867B2 (en) Semiconductor storage device
DE3851649T2 (en) Dynamic random access memory device composed of a plurality of single transistor cells.
WO1999046775A3 (en) Performing concurrent refresh and current control operations in a memory subsystem

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase in:

Ref country code: CA