WO1996035177A1 - Systeme modulaire utilisant des cartes processeur interchangeables - Google Patents

Systeme modulaire utilisant des cartes processeur interchangeables Download PDF

Info

Publication number
WO1996035177A1
WO1996035177A1 PCT/US1996/006142 US9606142W WO9635177A1 WO 1996035177 A1 WO1996035177 A1 WO 1996035177A1 US 9606142 W US9606142 W US 9606142W WO 9635177 A1 WO9635177 A1 WO 9635177A1
Authority
WO
WIPO (PCT)
Prior art keywords
processor
clock
bus
card
cpu
Prior art date
Application number
PCT/US1996/006142
Other languages
English (en)
Inventor
R. Stephen Polzin
Noah M. Price
Duane M. P. Takahashi
Original Assignee
Apple Computer, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apple Computer, Inc. filed Critical Apple Computer, Inc.
Priority to AU57222/96A priority Critical patent/AU5722296A/en
Publication of WO1996035177A1 publication Critical patent/WO1996035177A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/06—Clock generators producing several clock signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/409—Mechanical coupling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7864—Architectures of general purpose stored program computers comprising a single central processing unit with memory on more than one IC chip

Definitions

  • the present invention relates to the field of computer systems and particularly to methods of upgrading computer systems.
  • PC personal computer
  • PC printed circuit
  • the motherboard of a computer system commonly holds and interconnects the main processor device, a clock generation device and other integrated devices and components that determine the functionality of the system.
  • replacing the whole motherboard as a unit tends to be a narrow upgrade path for the consumer since it is limited by the physical constraints of the box in which the motherboard resides.
  • future motherboards have different shapes and sizes not adaptable to previous box designs.
  • replacing the motherboard is relatively expensive and often times not a viable option to the consumer.
  • Another upgrade option is implemented by replacing the current processor device residing on the motherboard, with a new upgraded processor device.
  • upgraded processors are designed to be faster and more power efficient than their predecessors due to newly developed technologies and circuit designs.
  • the consumers can upgrade the speed of their computer system by replacing their current processor device.
  • redesigning a processor device is more cost and time effective than redesigning a complete motherboard.
  • the upgraded processor Since the upgraded processor has increased speed capability, it typically has different clocking requirements than that which is provided by the clock generation device residing on the original motherboard. Consequently, to take advantage of the new processor's increased speed, the original clock signal from the motherboard is often multiplied up to a rate at which the new processor can operate.
  • increasing the rate of the motherboard clock is performed internally by the processor device with additional phase locked loop (PLL) circuitry.
  • PLL phase locked loop
  • the disadvantage of this upgrade option is that the new processor chip is designed to upgrade only that particular motherboard design. The reason for this is that the processor's I/O bus is designed to have a communication protocol that is adaptable to a particular motherboard design. Further, the PLL of the processor device is tuned to increase the clock rate for a given fixed motherboard clock rate. As a result, the consumers may be limited to which processor they can upgrade with.
  • Upgrading with a new processor device may also be done without adapting the clock rate of the motherboard to the new processor.
  • the advantages of speed provided by the new processor are not realized and thus this upgrade option is greatly limited.
  • the present invention provides a flexible upgradeable computer system by employing a removable printed circuit board (PCB) processor card that is connectable to a system host card.
  • PCB printed circuit board
  • This can be extended usefully to offer a variety of interchangeable processor cards, each designed to offer different processor device and clock generation device options.
  • This can be further (or optionally) extended by providing a variety of system host cards, any one of which can be connected to and operated in conjunction with a given processor card.
  • Various host cards can offer different hardware or function options. If there are more than one processor card and more than one host card available, a variety of computer systems can be assembled.
  • Each processor card includes a processor device and a clock signal generation device.
  • the processor device is coupled to an associated processor card system bus that is employed for carrying signals to and from the processor.
  • the processor device is the central processing unit (CPU) of a computer system.
  • the clock signal generation device on the processor card provides at least one clock signal to the processor device and to a processor card system clock bus.
  • the system clock bus carries multiple clock signals.
  • multiple various frequency clock signals are provided to the processor.
  • clock signals provided to the processor are delayed to adjust for clock skew between processor clock signals and system clock signals.
  • the host card includes system devices other than the clock signal generation device and the processor device.
  • the host card includes a host card system bus for carrying signals to and from the system devices and a host card system clock signal bus for coupling clock signals to the system devices.
  • Processor card system bus and system clock bus are conductively connected to host card system bus and system clock bus to form a complete computer system. In the case in which more than one processor card and more than one host card are available, all processor card and host card system and system clock buses are designed to be compatible.
  • the clock signal generation device is implemented such that it generates a clock signal compatible to the processor device and provides clock signals compatible to the system devices through the coupled processor and host card system clock buses.
  • the processor card holds multiple processor devices.
  • the present invention also provides a means of changing a single processing system into a multi-processor system.
  • the co-processors share the system bus. System bus arbitration is provided by the host card.
  • the processor card includes more than one power supply line or plane for providing voltage supplies to support different device technologies.
  • the supply lines /planes are conductively connected to an external power supply or receive power from the host card.
  • the processor card has 5.0 and 3.3 volt supply lines for supporting 5.0 and 3.3 volt processor and clock device technologies.
  • the processor card includes a voltage regulator which provides a range of voltages, in addition to the voltages on the supply lines. The regulator is biased by one of the voltages provided by the voltage supply lines.
  • a generic printed circuit board (PCB) design may be used for a given set of processor cards in order to minimize processor card redesign time.
  • the design of the layout of the PCB is generic with respect to all processor cards such that the processor and clock device positions as well as the processor and clock bus traces are essentially consistent across most of the processor card designs.
  • the generic PCB design can then be modified to accommodate the various voltage and packaging requirements for a range of processor and clock generation device designs employed by each version of processor card.
  • the area on the generic PCB for holding the processor and /or clock devices on the generic PCB can be modified to accommodate a range of different device package types while the remaining layout of the generic PCB remains unchanged.
  • Figure 1 illustrates a prior art motherboard configuration having an interchangeable processor device.
  • Figure 2 illustrates a first embodiment of the processor card of the present invention.
  • Figure 3 illustrates a second embodiment of the processor card of the present invention including various voltage supply options.
  • Figure 4 illustrates a third embodiment of the processor card of the present invention having more than one processor device.
  • Figure 5 illustrates a fourth embodiment of the processor card of the present invention having a first type of clock configuration.
  • Figure 6 illustrates a fifth embodiment of the processor card of the present invention having a second type of clock configuration.
  • Figure 7 illustrates a first embodiment of the system of the present invention having a processor card of the present invention and a host card.
  • Figure 8 illustrates a first embodiment of a computer system of the present invention having a processor card of the present invention and a host card including specific computer system devices.
  • the present invention provides a method and system for a flexible upgradeable computer system.
  • numerous specific details are set forth, such as processor voltage and packaging characteristics, computer system options, etc., in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that these specific details need not be employed to practice the present invention. In other instances, well-known computer system architectures have not been described in detail in order to avoid unnecessarily obscuring the present invention.
  • FIG. 1 illustrates a prior art computer system motherboard 10 housing a processor device 11, a clock generation device 12, and a block representing all of the other system devices 13 that the motherboard may include.
  • the other system devices 13 provide the motherboard with the capability of giving the computer system particular functions unique to that board.
  • integrated circuit devices 13 may include elements that affect 1) the resolution and color displayed by the screen, 2) the manner in which the system processes input and output data, or 3) the types of media information that the computer system can interface with. Specific examples include video drivers and control chips, I/O interface chips, and bus interface chips, for communication, for example with a NuBus or PCI bus.
  • Many examples of motherboards as well as numerous examples of these types of integrated circuits are known in the art.
  • a prior art motherboard is designed to support and connect each attached element to provide a functional computer system. However, changing even one element typically requires making other changes to the motherboard to keep the unit functioning efficiently. Presently, the manner in which this type of computer system (shown in
  • Figure 1 is upgraded is by either replacing the whole motherboard (contingent on many factors, e.g. the physical attributes of the box housing the motherboard) or by replacing processor device 11 (contingent on whether an upgraded processor is available).
  • Replacing a motherboard involves opening up the computer housing, disconnecting some number of wires (sometimes but not always concentrated in one or more connectors), removing the old motherboard, inserting the new motherboard, reattaching any necessary wires correctly and closing the computer housing.
  • the main disadvantage of replacing the motherboard is that it is a costly upgrade option to the consumer and requires some skills beyond the capability of many consumers. In addition, it is a time consuming and expensive process for PC manufacturers to redesign new motherboards for each system upgrade.
  • Replacing a processor device heretofore has been achieved by a) substituting an alternate processor, if a pin-compatible processor is available, or b) adding a daughtercard containing a new processor and in some instances some secondary devices, such as additional memory.
  • the main disadvantage of replacing the processor device is that the system clock is used by many if not all components on the motherboard and therefore system clock generation is provided on the motherboard.
  • To use the original system clock with an upgraded processor usually requires increasing the fixed motherboard clock rate to accommodate the clock rate requirements of the replacement processor device.
  • the clock rate for the processor is increased by integrating phase lock loop (PLL) circuitry within the processor device to multiply the fixed motherboard clock rate to the rate of the new processor. Since the PLL is tuned to a particular input rate, it can only be effectively used with motherboards having the input rate that it is tuned to. As a result, only certain processors can be used with certain motherboards, thereby limiting system upgradeability.
  • PLL phase lock loop
  • Processor Card Processor card 20 ( Figure 2) is designed to include the elements that are most likely to be upgraded, i.e. processor device 21 and a clock generator 23. As such, it is particularly useful when employed for upgrading a computer system. For example, prior art computer system upgrades in which only the processor chip is replaced on a motherboard are limited by requiring that the new processor adapt to the old motherboard clock rate. However, the present invention avoids the prior art motherboard clock rate limitation by simultaneously upgrading the clock and the processor. In this way, the upgraded processor device clock rate is not dependent on the previously defined motherboard clock rate.
  • Another advantage of the present invention over prior art practices is that redesigning a processor card of the present invention with an upgraded processor device requires less design time than redesigning a complete motherboard.
  • the reason for this is that the processor card holds only two major types of devices, i.e. the processor and the clock device.
  • Designing or modifying a board with multiple components is more complex with a larger number of components. In general, changing any one component will affect the performance or operation of one or more other components. Making adjustments to an affected component can in turn affect the performance or operation of the first component, or others.
  • the card aside from the parts on the card working together, the card need only meet the interface specification required to communicate with the motherboard. As a result, the need for overall changes to the card are kept to a minimum.
  • a typical motherboard holds and interconnects many more devices than a processor card of the present invention. Consequently, it takes more time to design and trouble-shoot a new motherboard than to redesign a processor card of the present invention.
  • the present invention's processor card also has the advantage of requiring minimal redesign time.
  • FIG. 2 illustrates a first embodiment of the processor card 20 of the present invention including processor device 21, its associated processor card system bus 22, clock generation device 23, its associated processor card system clock bus 24, processor clock bus 25, and voltage supply bus 26.
  • Processor device 21 may be implemented with a computer system CPU or may be any other type of processor device.
  • Clock generation device 23 provides clock signals that have the same or different rates, but particularly provides at least one clock signal compatible with processor device 21.
  • System bus 22 carries signals to and from processor device 21 and clock generation device 23 provides at least one clock signal on each of system clock bus 24 and processor clock bus 25.
  • Voltage supply bus 26 couples appropriate supply voltages to each of devices 21 and 23.
  • Clock generator 23 may couple the same or different clock signals onto each of buses 24 and 25.
  • buses 24 and 25 are not limited to a single clock signal. Consequently, clock buses 24 and 25 may constitute multiple signal lines as will be described in conjunction with Figure 4.
  • processor card 20 may simply be designed such that buses 22, 24 and 26 are conductively connected to any electrical apparatus having a PCB connector.
  • processor card 20 is designed such that buses 22, 24, and 26 are conductively connected to another printed circuit board in order to complete a processor-based system.
  • PCB traces corresponding to buses 22, 24, and 26 may extend to the edge of card 20 to form an edge connector.
  • the edge connector can then be inserted into a PCB socket located on another PCB.
  • the voltage supply bus 26 shown in Figure 2 may include multiple supply lines.
  • the supply lines are conductively connected to an external voltage supply source provided either directly from an external power supply or through circuitry that the processor card is coupled to. It should be understood that each supply line corresponds to a PCB trace on processor card 20 and the size of each PCB trace is dependent on the amount of current carried by each.
  • Figure 3 shows the manner in which several voltage options are provided to processor card 20 of the present invention.
  • Three voltage supply lines are coupled to voltage supply bus 26 of processor card 20 shown in Figure 3: 3.3 volts, 5.0 volts, and 12.0 volts. These voltages are used as supplies by devices 21 and 23. In addition these voltages may provide a bias voltage to voltage regulator 29.
  • Each processor and clock device may or may not use each voltage provided on voltage supply bus 26.
  • a voltage regulator 29 is provided to supply a range of voltages.
  • Processor 21 may receive a supply voltage from regulator 29 and /or voltage bus 26.
  • voltage regulator 29 generates a voltage that is equal to one of the voltages provided by bus 26.
  • the voltage provided by the regulator may have a tighter tolerance than that provided by the supply bus resulting in increased processor speed and system performance.
  • FIG 4 illustrates an alternative embodiment of the present invention including two processor devices 21 and 27 on processor card 20.
  • each of processor devices 21 and 27 require a clock signal having the same rate the clock signals provided to processor device 27 are taken from processor clock bus 25.
  • Separate clock signal buses may be employed if processors 21 and 27 have different clock rates.
  • Processor 27 shares processor card system bus 22 with processor 21.
  • System arbitration provided external to processor card 20 determines which of processors 21 or 27 has control of system bus 22.
  • this dual processor card may be employed to replace a single processor card thus, converting a single processor system into a dual processor system.
  • Multiple processor (MP) systems particularly computer systems utilizing multiple processors, are well known in the art as providing increased processing capabilities in certain applications.
  • the clock signal is typically routed to other devices in the external system.
  • the clock may have to travel different distances to each external device which can result in a skew between each of the device's received clock signal.
  • a time difference or skew may occur between the time that a particular leading (or trailing) edge of the clock signal reaches a first device relative to the time when the same leading (or trailing) edge reaches a second device.
  • the present invention provides multiple clock signals on system clock bus 24.
  • FIG. 5 illustrates another embodiment of the processor card of the present invention in which one clock signal is coupled to processor 21 (on processor clock bus 25) and m clock signals are coupled onto system clock bus 24.
  • clock reference source 41 and clock buffer 42 generate the processor card clock signals.
  • Clock reference source 41 generates a reference signal.
  • clock signal reference source 41 is implemented using a crystal.
  • device 41 is implemented using an oscillator.
  • Clock signal source 41 couples the reference clock signal to buffer 42.
  • Clock buffer 42 couples one copy of the reference clock to processor clock bus 25 and m copies of the reference clock to system clock bus 24.
  • the clock signal coupled on processor clock bus 25 is internally multiplied by processor 21 to accommodate required internal processor clock rate/s.
  • six clock signals are generated by buffer 42 for coupling to bus 24.
  • the clock signals generated by buffer 42 are essentially equivalent clock signals meaning that each of the multiple clock signals have jitter characteristics, a duty cycle, and a frequency within a given acceptable window according to the computer system design.
  • reference clock source 41 generates a 40 MHz clock signal. This clock signal is passed to system clock bus 24 and processor clock bus 25.
  • Processor 21 internally multiplies the reference clock signal to a 120 MHz clock signal, (i.e. multiplies by 3).
  • a reference clock rate of 44 MHz is generated such that the processor clock rate is equal to 132 MHz and the system clock rate is 44 MHz.
  • processor device 21 is not limited to increasing the reference clock rate by a factor of three. For instance in another embodiment, processor device 21 increases the reference clock rate by a factor of two such that the reference and system clock rates are equal to 50 MHz and the processor clock rate is equal to 100 MHz. In still another embodiment, the reference and system clock rate are equal to 40 MHz and the processor clock rate is equal to 80 MHz. In still another embodiment, processor 21 internally generates multiple internal clock rates.
  • FIG. 6 illustrates an embodiment of the processor card of the present invention in which multiple clock signals are coupled to both system bus 22 and system clock bus 24 that may or may not have the same rate as the reference clock rate.
  • Clock generation is performed by clock source device 41 and phase locked loop (PLL) device 44.
  • PLL 44 functions to multiply the reference clock signal to clock rates compatible with processor 21 and to system clock bus 24.
  • Figure 6 shows PLL device 44 providing n clock signals on bus 25 to processor 21 and m clock signals on system clock bus 24.
  • the reference source clock signal is equal to 25 MHz and the processor clock rate is 100 MHz.
  • PLL device 44 generates and couples three clock signals, 200 MHz, 100 MHz and 50 MHz to processor device 21. The PLL also couples m 50 MHz clock signals onto bus 24.
  • the processor card shown in Figure 6 also includes clock rate indicator 47.
  • the clock rate indicator generates a signal on bus 48 indicating the rate of the reference clock signal generated by device 41.
  • bus 48 comprises three PCB traces that may be connectably coupled to the external system which processor card 20 is currently interfacing with. This information is often useful to system or application software programs when processor card 20 is implemented in a computer system. Any of the clock leads on the host board can be connected to one or more devices, using techniques known in the art. If more clock signals are needed, a PLL device can be placed on the host board connected to one of the clock lines and used to generate additional instances of the system clock, or even modify frequencies.
  • clock skew may still occur between devices due to the distance that a given clock is transmitted from the processor card to a system device on the host card.
  • clock skews between devices may be reduced by placing a delay line in the clock lines on the host board. Additional delay lines may also be used in clock lines coupled to system devices having particular clocking requirements.
  • a delay line is used in the clock signal line coupled to the memory device to account for its particular clocking characteristics with respect to other system devices.
  • FIG. 7 illustrates one embodiment of the system of the present invention including processor card 20 and host card 30. It should be understood that any embodiment previously described may be substituted for processor card 20 shown in Figure 7.
  • Host card 30 includes system devices 31, host card system bus 32, and host card system clock bus 33.
  • System devices 31 may include a variety of devices each providing a different functionality.
  • Host card 30 is intended to be designed to include all of the elements necessary to complete the system other than processor device 21 and clock generation device 23.
  • Host card system bus 32 carries signals to and from each of system devices 31 and host card clock bus 33 carries clock signal/s to each of the system devices.
  • the host card system and clock buses correspond to signal line traces that can be conductively connected to processor card 20.
  • the signal line traces corresponding to buses 32 and 33 are coupled to a PCB socket and processor card 20 is inserted into the socket to form a conductive connection.
  • a system of the present invention is formed by conductively connecting processor card system bus 22 to host card system bus 32 and processor card system clock bus 24 to the host card system clock bus 33.
  • an external power supply 35 is shown being coupled to bus 34.
  • FIG. 8 illustrates a computer system of the present invention including processor card 20 and host card 30.
  • host card 30 includes the minimum elements required to create a functional computer system other than the processor device and the clock generation device.
  • Host card 30 includes I/O device 50 to provide a means of inputting and outputting data into the computer system on I/O bus 51, memory device 52 for storing and providing data when accessed, system bus arbitrator 53 for arbitrating signals on the system bus, reset device 54 for resetting all logic states within the computer system upon start-up, and main voltage supply 35.
  • Signals coupled on the processor card and host card system buses include data and processor signals and system arbitration signals.
  • host card 30 includes an I/O sub ⁇ system which includes all of the devices that communicate outside of the computer system, such as serial ports, SCSI ports, and PCI ports; memory devices, such as the processor memory and cache, system ROM, and video RAM; and a video sub-system which provides support for video data into the computer system and video graphics out of the computer system.
  • I/O sub ⁇ system which includes all of the devices that communicate outside of the computer system, such as serial ports, SCSI ports, and PCI ports; memory devices, such as the processor memory and cache, system ROM, and video RAM; and a video sub-system which provides support for video data into the computer system and video graphics out of the computer system.
  • a modular computer system of the present invention includes more than one processor card 20 and more than one host card 30.
  • Each of the processor cards within the modular computer system of the present invention may include a different processor and clock generator device than other processor cards in the modular system.
  • one processor card may include a processor device having a first set of associated characteristics, (such as processor set-up and hold times, and processor frequency) and a clock generator that provides a system clock signal/s having a first clock rate.
  • Another processor card may be designed to include a processor and clock generator device having a second set of processor characteristics and system clock rate.
  • Still another processor card may include two processor devices.
  • Host cards may differ in that they include different devices. For instance, a first host card may include devices for supporting video input/output data, whereas a second host card may not.
  • the processor cards and host cards within the modular computer system of the present invention are designed around (1) a set of characteristics and requirements for the processor and certain processor support chips, (2) a separate set of characteristics and requirements for other system devices (including at a minimum memory, memory management, and some sort of I/O but also including optional functionality such as video input, processing and output or a bus bridge to a standard bus such as PCI), and (3) a common system bus that can carry any signals (i.e. data, addresses and system arbitration signals) necessary for the processor device(s) to work with the other system devices.
  • a common system bus that can carry any signals (i.e. data, addresses and system arbitration signals) necessary for the processor device(s) to work with the other system devices.
  • each processor card 20 in a given modular system must provide a clock rate on its associated processor card system clock bus 24 that is within a given predetermined range while host cards 30 in the same modular system are designed to be adaptable to a clock rate within that predetermined range.
  • a first host card is designed to function with a system clock rate within the range of 50 - 33 MHz.
  • This host card can be coupled with a first processor card having a processor clock rate of 100 MHz and a system clock bus of 50 MHz.
  • this same host card is adaptable to a second processor card having a 120 MHz processor clock rate and a 40 MHz system clock rate.
  • a single host card may interface with more than one processor card, each processor card potentially having a different associated processor device/s. Consequently, a processor device used on one processor card may or may not have the same associated set ⁇ up and hold times as a processor on another card.
  • the host card is tuned to specific set-up and hold times associated with a given processor device.
  • it is necessary to make the input and output signals of every processor device employed with each processor card in a given modular system to appear to have the same set-up and hold times on system bus 21 as expected by all host cards within the modular system. This is accomplished by placing a delay line on processor clock bus 25 which effectively delays and adjusts the set-up and hold times of a processor on a processor card that does not have the expected output characteristics for the given modular computer system.
  • processor PCB Design Several design aspects of the present invention facilitate design of alternate or additional processor PCB cards. These include selecting a small number of components for the processor card, standardizing the position of components and the routing of traces on the processor PCB card, providing card inputs for a variety of voltages that may be needed for a range of alternative components, and selecting packaging for maximum similarity between alternative components.
  • the processor card is designed with input ports so that it can be selectively coupled to one of several voltages.
  • This allows for utilizing processor and clock generator devices on the processor board that employ one or more device technologies.
  • It also allows for using the same basic processor PCB card design for other processor card designs utilizing different devices. For instance, a first processor card may use both a 5.0 volt supply processor and clock device while a second processor card may use a 3.3 volt processor and a 5.0 volt clock.
  • the same basic processor PCB card design can be used for both. Devices are connected to either or both of the 3.3 volt or 5.0 volt supplies by performing small layout changes to the PCB design.
  • the voltage regulator as described above is employed to generate a range of voltages to be used by the processor and /or clock device.
  • voltages ranging from 2.5 - 3.3 volts are generated by the voltage regulator.
  • the processor and clock generation devices can operate within a range of voltages determined by the voltage regulator.
  • the devices may be packaged in more than one type of package such as a quad flat pack (i.e. QFP) or a ball grid array (BGA) package.
  • QFP quad flat pack
  • BGA ball grid array
  • a QFP is a flat plastic or ceramic package with pins around all four sides whereas a BGA uses an array of balls on the bottom of the package to connect to the PC board.
  • QFP quad flat pack
  • BGA ball grid array
  • a QFP is a flat plastic or ceramic package with pins around all four sides
  • a BGA uses an array of balls on the bottom of the package to connect to the PC board.
  • Each of these packages have unique manners in which they are mounted onto the PCB. For instance, the quadpack is inserted and soldered into holes in the PCB. However, the BGA package is not inserted into the PCB. Instead it is solder mounted onto the top of the PCB.
  • the PCB is easily customized to adapt to any package by redesigning the plug-in area of the device while leaving the remaining areas on the PCB unchanged.
  • the PCB is easily redesigned to accommodate more than one device package type.

Abstract

Cette invention porte sur un système informatique rendu souple et pouvant être amélioré par l'emploi de plusieurs cartes processeur interchangeables pour carte de circuit imprimé (PCB), ces cartes processeur, objet de l'invention, étant adaptables sur plusieurs cartes hôtes de circuits imprimés. La carte processeur comporte un processeur, son bus système associé pour carte processeur, un générateur de signaux d'horloge et son bus d'horloge système associé de carte processeur. La carte hôte comporte des dispositifs autres que le processeur et le générateur de signaux d'horloge, à savoir, un bus système pour carte hôte destiné à coupler des signaux vers les dispositifs pour carte hôte ainsi qu'à partir de ceux-ci, et un bus d'horloge système de carte hôte destiné à coupler des signaux d'horloge aux dispositifs de carte hôte. Dans le cadre de cette invention, un système est constitué par couplage des bus système et des bus d'horloge système. Dans un système informatique modulaire pourvu de plusieurs cartes processeur et de plusieurs cartes hôtes, le générateur de signaux d'horloge fournit au moins un signal d'horloge adaptable au processeur ainsi qu'un signal d'horloge donné ayant une fréquence associée sur le bus d'horloge système pour la carte processeur. Les cartes hôtes sont conçues pour pouvoir s'adapter à une certaine gamme de fréquences de signaux d'horloge. De la sorte, plusieurs cartes hôtes sont en mesure de s'adapter à plusieurs cartes processeur.
PCT/US1996/006142 1995-05-01 1996-05-01 Systeme modulaire utilisant des cartes processeur interchangeables WO1996035177A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU57222/96A AU5722296A (en) 1995-05-01 1996-05-01 A modular system utilizing interchangeable printed circuit b oard processor cards

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US43223295A 1995-05-01 1995-05-01
US08/432,232 1995-05-01

Publications (1)

Publication Number Publication Date
WO1996035177A1 true WO1996035177A1 (fr) 1996-11-07

Family

ID=23715295

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/006142 WO1996035177A1 (fr) 1995-05-01 1996-05-01 Systeme modulaire utilisant des cartes processeur interchangeables

Country Status (2)

Country Link
AU (1) AU5722296A (fr)
WO (1) WO1996035177A1 (fr)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014105169A1 (fr) * 2012-12-28 2014-07-03 Intel Corporation Appareil et procédé d'alimentation intelligente de composants hétérogènes de processeur
WO2015106360A1 (fr) * 2014-01-20 2015-07-23 Smart Wave Technologies Corp. Procédés de post-traitement et de découpage de traces par laser de cartes à circuit imprimé assemblées
WO2016036446A1 (fr) * 2014-09-04 2016-03-10 Qualcomm Incorporated Couplage de nœud de tension d'alimentation au moyen d'un commutateur
US9329900B2 (en) 2012-12-28 2016-05-03 Intel Corporation Hetergeneous processor apparatus and method
US9639372B2 (en) 2012-12-28 2017-05-02 Intel Corporation Apparatus and method for heterogeneous processors mapping to virtual cores
US9727345B2 (en) 2013-03-15 2017-08-08 Intel Corporation Method for booting a heterogeneous system and presenting a symmetric core view

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0403117A1 (fr) * 1989-06-12 1990-12-19 International Business Machines Corporation Carte électronique ayant un ajustement automatique à la place d'enfichage
EP0425192A2 (fr) * 1989-10-23 1991-05-02 International Business Machines Corporation Appareil d'interconnexion pour plaques de circuit imprimé
EP0551514A1 (fr) * 1990-04-17 1993-07-21 Seiko Epson Corporation Ordinateur personnel

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0403117A1 (fr) * 1989-06-12 1990-12-19 International Business Machines Corporation Carte électronique ayant un ajustement automatique à la place d'enfichage
EP0425192A2 (fr) * 1989-10-23 1991-05-02 International Business Machines Corporation Appareil d'interconnexion pour plaques de circuit imprimé
EP0551514A1 (fr) * 1990-04-17 1993-07-21 Seiko Epson Corporation Ordinateur personnel

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014105169A1 (fr) * 2012-12-28 2014-07-03 Intel Corporation Appareil et procédé d'alimentation intelligente de composants hétérogènes de processeur
CN104823129A (zh) * 2012-12-28 2015-08-05 英特尔公司 用于智能地对异构处理器组件供电的装置和方法
US9329900B2 (en) 2012-12-28 2016-05-03 Intel Corporation Hetergeneous processor apparatus and method
US9639372B2 (en) 2012-12-28 2017-05-02 Intel Corporation Apparatus and method for heterogeneous processors mapping to virtual cores
US9672046B2 (en) 2012-12-28 2017-06-06 Intel Corporation Apparatus and method for intelligently powering heterogeneous processor components
CN104823129B (zh) * 2012-12-28 2018-01-30 英特尔公司 用于智能地对异构处理器组件供电的装置和方法
US9727345B2 (en) 2013-03-15 2017-08-08 Intel Corporation Method for booting a heterogeneous system and presenting a symmetric core view
US10503517B2 (en) 2013-03-15 2019-12-10 Intel Corporation Method for booting a heterogeneous system and presenting a symmetric core view
WO2015106360A1 (fr) * 2014-01-20 2015-07-23 Smart Wave Technologies Corp. Procédés de post-traitement et de découpage de traces par laser de cartes à circuit imprimé assemblées
US10194533B2 (en) 2014-01-20 2019-01-29 Smart Wave Technologies, Inc. Methods of laser trace post processing and depaneling of assembled printed circuit boards
WO2016036446A1 (fr) * 2014-09-04 2016-03-10 Qualcomm Incorporated Couplage de nœud de tension d'alimentation au moyen d'un commutateur
US9804650B2 (en) 2014-09-04 2017-10-31 Qualcomm Incorporated Supply voltage node coupling using a switch

Also Published As

Publication number Publication date
AU5722296A (en) 1996-11-21

Similar Documents

Publication Publication Date Title
US5644760A (en) Printed circuit board processor card for upgrading a processor-based system
US6668361B2 (en) Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics
EP0392114B1 (fr) Carte et circuit d'adapteur périphérique pour deux architectures de calculateur personnel
US6012111A (en) PC chipset with integrated clock synthesizer
US5297272A (en) Apparatus for automatically disabling and isolating a computer's original processor upon installation of a processor upgrade card
US5734872A (en) CPU interconnect system for a computer
US5163833A (en) Dual personal computer architecture peripheral adapter board
US5481432A (en) Electronic device having connector with rows of terminals divided by ribs and ground or power terminal adjacent ribs
US5546563A (en) Single chip replacement upgradeable computer motherboard with enablement of inserted upgrade CPU chip
US20090031062A1 (en) Modularized motherboard
US5764529A (en) Method and apparatus for automatic frequency and voltage selection for microprocessors
US5918023A (en) System design to support either Pentium Pro processors, Pentium II processors, and future processor without having to replace the system board
US5410726A (en) Upgrading the microprocessor of a computer system without removal by placing a second microprocessor in an upgrade socket
JPH10513291A (ja) アップグレード可能な電圧調整器モジュール
CN101542453A (zh) 向计算系统提供协处理器的系统和方法
US5909571A (en) Clock distribution for processor and host cards
WO1996035177A1 (fr) Systeme modulaire utilisant des cartes processeur interchangeables
US20030020511A1 (en) Information processing apparatus having a reduced signal distortion between a module and a memory
US5635853A (en) Inherently balanced voltage regulation and current supply for bus termination
US6441595B1 (en) Universal compact PCI pull-up/termination IC
US7058778B2 (en) Memory controllers having pins with selectable functionality
US11775715B2 (en) System-on-chip automatic design device and operation method thereof
EP0551514A1 (fr) Ordinateur personnel
US6226756B1 (en) Apparatus and method for providing a common system interface for processors
WO1997018631A9 (fr) Regulation de tension a equilibre intrinseque et alimentation pour extremite de bus

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG UZ VN AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML

CFP Corrected version of a pamphlet front page
CR1 Correction of entry in section i

Free format text: PAT.BUL.49/96 UNDER INID(54)"TITLE",REPLACE THE EXISTING TEXT BY"A MODULAR SYSTEM UTILIZING INTERCHANGEABLE PROCESSOR CARDS"

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: CA