WO1994026033A1 - Numerically controlled oscillator and digital phase locked loop - Google Patents

Numerically controlled oscillator and digital phase locked loop Download PDF

Info

Publication number
WO1994026033A1
WO1994026033A1 PCT/FI1994/000167 FI9400167W WO9426033A1 WO 1994026033 A1 WO1994026033 A1 WO 1994026033A1 FI 9400167 W FI9400167 W FI 9400167W WO 9426033 A1 WO9426033 A1 WO 9426033A1
Authority
WO
WIPO (PCT)
Prior art keywords
oscillator
phase
input
signal
counter
Prior art date
Application number
PCT/FI1994/000167
Other languages
French (fr)
Inventor
Seppo Peltola
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Priority to AU65706/94A priority Critical patent/AU678465B2/en
Priority to DK94913626T priority patent/DK0697151T3/en
Priority to EP94913626A priority patent/EP0697151B1/en
Priority to DE69419150T priority patent/DE69419150T2/en
Publication of WO1994026033A1 publication Critical patent/WO1994026033A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B28/00—Generation of oscillations by methods not covered by groups H03B5/00 - H03B27/00, including modification of the waveform to produce sinusoidal oscillations

Definitions

  • the invention relates to a numerically con- trolled oscillator according to the preamble of the attached claim 1, and to a digital phase-locked loop according to the preamble of the attached claim 4, comprising a numerically controlled oscillator.
  • FIG. 1 shows a digital phase-locked loop (DPLL) 10 known per se in its general form, in which it comprises a phase comparator 13, a lowpass-type loop filter 14 having an input to which the output signal of the phase comparator is connected, and a numerically controlled oscillator 15 arranged to be controlled by the loop filter.
  • a signal is applied to each one of inputs II and 12 of the phase comparator through a frequency divider 11 and 12, respectively.
  • a reference signal f ref is applied to the frequency divider 11, which divides the frequency of the refer- ence signal by an integer p, whereby a signal having a frequency f ref /p (in this text the reference f refers both to the signal and to its frequency) is applied to the first input II in the phase comparator 13.
  • the function of the numerically controlled oscillator 15 is to generate a wide range of frequencies from an external clock signal f ext having a frequency higher than that of the output signal f NC0 of the oscillator.
  • the output signal of the oscillator is applied through the frequency divider 12 back to the second input 12 of the phase comparator 13.
  • the phase comparator thus compares the phase of a signal having the frequency f ref /p with the phase of a signal having the frequency f NCO /q.
  • the result of this comparison is lowpass- filtered in the loop filter 14, and the filtered signal is applied to the oscillator 15 to control it.
  • Formula ( 1 ) is valid for the output signal of the loop :
  • the frequency of the output signal is the fre ⁇ quency of the reference signal multiplied by the number q/p.
  • the numerically con- trolled oscillator 15 of the digital phase-locked loop is typically implemented in two different ways: either based on a counter or based on an accumulator.
  • Figure 2 illustrates an implementation of the numerically controlled oscillator 15 based on a counter.
  • the implementation is based on a counter 22 which divides with a divisor N and the change of state of which is controlled by an accurate clock signal f ext fed from an external oscillator 21 and by a "lead” signal E and a "lag” signal J received as control data from the loop filter and connected to a counter input A and B, respectively, according to the concerned signal.
  • the counter 22 is implemented by an N-state state machine having the above-mentioned signals E and J as its control signals.
  • the state machine steps in place during one clock period, whereby the phase of the output signal f NC0 is delayed by one clock period of the clock signal f ext of the external oscillator.
  • the state machine skips one state, whereby the phase of the output signal f NC0 is advanced by one clock period of the clock signal f ejtt of the external oscillator.
  • the length of the phase correction step is always the period length of the output signal f NC0 divided with the divisor N.
  • the digital filter would be a better alternat ⁇ ive, as it provides a filter with a narrower bandwidth and, more generally, better properties than the simpler lead-lag filter, for instance.
  • Figure 3 illustrates an implementation of an accumulator-type numerically controlled oscillator.
  • the oscillator comprises an adder 31 and a register 32, to which the output of the adder is connected.
  • the input signal of the accumulator-type oscillator is a binary (N-bit) digit x applied to a first input in the adder and indicating the magnitude and direction of the required phase correction.
  • the binary digit is obtained from a digital loop filter, and it varies as a function of time in accordance with the filtering result.
  • An output signal f NC0 is gener- ated by continuously adding binary digits x to the previous value of the register at the frequency of the external clock signal f ext , which clock signal is connected to a clock input C in the register.
  • the N-bit value of the output signal y of the adder is stored in the register 32, the value of which indicates the current phase of the output signal.
  • the output signal f NC0 of the oscillator is formed by the most signi ⁇ ficant bit of the register.
  • the word width N of the register of the accu ⁇ mulator-type numerically controlled oscillator affects both the gain factor of the oscillator and the highest frequency that can be generated. In order that a relatively low gain factor could be achieved, the word width has to be great; on the other hand, a great word width also increases the length of the adder and thus also the propagation delay of the adder.
  • the accumul ⁇ ator-type numerically controlled oscillator can operate only if the length of the period of the external clock signal (l/f ext ) exceeds the delay of the adder. For this reason, it is impossible in many applications to achieve a gain factor low enough. The achievement of a low gain factor, however, is important in order that the phase-locked loop could have a narrow bandwidth.
  • the gain factor K 0 of the accumulator-type numerically con ⁇ trolled oscillator is the ratio of a change in an angular frequency applied to the phase comparator to a change ⁇ x in a binary digit x controlling the oscil ⁇ lator:
  • a constant q is the divisor of the frequency divider (possibly) provided between the output of the oscillator and the second input of the phase comparator (cf. Figure 1).
  • Another drawback of the accumulator-type oscil ⁇ lator is that the gain factor cannot be set with any particularly high accuracy (it can be set by varying the word width N) .
  • the digital phase-locked loop and the accumu ⁇ lator-type numerically controlled oscillator are described e.g. in Digital Phase-Locked Loop with Jitter Bounded . Walters, S. M., Troudet T., IEEE Transactions on Circuits and Systems, Vol. 36, No. 7, July 1989, which is referred to for a more detailed discussion.
  • the object of the present invention is to avoid the above-described drawbacks and to provide a numerically controlled oscillator which has a gain factor which both can be made low and can be set more accurately than previously and which can also be con ⁇ nected to a digital filter.
  • Figure 1 is a block diagram illustrating a digital phase-locked loop known per se;
  • Figure 2 shows one previously known implemen ⁇ tation of the numerically controlled oscillator of the digital phase-locked loop;
  • Figure 3 shows another previously known imple- mentation of the numerically controlled oscillator of the digital phase-locked loop
  • Figure 4 shows an implementation according to the invention of the numerically controlled oscillator of the digital phase-locked loop.
  • Figure 4 is a block diagram illustrating a numerically controlled oscillator implemented accord ⁇ ing to the invention.
  • the oscillator comprises a first numerically controlled oscillator section 41, which corresponds to the above-described counter-based oscillator implementation shown in Figure 2, where the change of state of a counter 22 is controlled by an accurate clock signal f ext from an external oscillator 21 and by a "lead" signal E and a "lag” signal J, respectively, received as control data.
  • a second numerically controlled oscillator section 42 is con ⁇ nected to control the first oscillator section.
  • the second oscillator section is based on the accumulator- type oscillator shown in Figure 3, comprising an adder 31 and a register 32, to which the output of the adder is connected and the output of which is fed back to one input in the adder.
  • the first oscillator section 41 corresponds to the counter-based oscil ⁇ lator
  • the second oscillator section 42 corre ⁇ sponds substantially to the accumulator-type oscil- lator, the same reference numerals as in Figures 2 and 3 have been used in Figure 4 for corresponding parts.
  • the idea of the invention is to adjust the frequency of the phase correction requests (signals E and J) of the counter-based oscillator section 41 by the accumulator-type oscillator section 42, that is, in fact, by a binary digit x, as the accumulator-type oscillator is controlled by a binary digit, and addi ⁇ tionally by a signal S indicating the direction of the phase correction.
  • phase control inputs A and B in the first oscillator section are connected to respective outputs in a selector 43, and a selector input is connected to an output in the second oscillator section.
  • the selector is controlled by the direction signal S, which is connected to a control input CTR in the selector.
  • the direction signal S determines whether the output of the second oscillator section 42 is connected to the input A in the first oscillator section, corresponding to the "lead” signal, or to the input B in the first oscil- lator section, corresponding to the "lag" signal.
  • the second oscillator section 42 corresponds otherwise to the accumulator-type oscillator shown in Figure 3 except that the output signal of the register 32, now indicated with the reference f k , is connected to an edge detector circuit 44, the output of which forms an output in the second oscillator section 42, which output is connected to an input in the selector 43.
  • the edge detector circuit detects the rising edges of the output signal f k and shapes the signal such that its pulse width corresponds to the pulse width of the external clock signal f ext (which controls the N counter 22).
  • a signal obtained from the register 32 of the second oscillator section thus has a frequency which can be obtained as follows:
  • This frequency is also the frequency of pulses from the output of the edge detector circuit, that is, a signal having this frequency either advances or delays the phase of the counter 22 of the first oscillator section.
  • the frequency of the numerically controlled Oscillator according to the invention can now be calculated from Formula (5) :
  • the sign of the ⁇ operation depends on the sign of the phase correction signal S.
  • the gain factor of the numerically controlled oscillator shown in Figure 4 which factor, according to a definition known per se, is the ratio of a change in an angular frequency applied to the phase com ⁇ parator of the phase-locked loop to a change in the controlling binary digit x.
  • the gain factor will thus be:
  • a constant q is the divisor of a frequency divider (possibly) provided between the output of the oscillator and the input of the phase comparator in the feedback loop of the phase-locked signal. It appears from Formula (6) that a low gain factor is easy to achieve in the oscillator according to the invention by setting the frequency of the signal f x to a low value, whereby the value of the gain factor also diminishes.
  • the signal f x controlling storing into the register 32 is, in fact, advanta ⁇ geously obtained by dividing the frequency of the signal f ext from the external oscillator 21 of the first oscillator section 41 by a divisor m in a fre ⁇ quency divider 45. The frequency of the signal f x is thus considerably lower than that of the signal f e ⁇ t .
  • the numerically controlled oscillator shown in Figure 4 can be connected to a digital loop filter, as the desired control signals x and S are obtained directly from the digital filter, or the output signal of the digital filter is at least easy to shape so that the desired control signals are obtained.
  • the direction signal S for instance, may be contained in a binary word x obtained from the loop filter, and it can be extracted from the binary word into a separate control signal, which is connected, as described above, to control the selector 43. (In Figure 4, this alternative is shown by an arrow H drawn by a broken line).

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The invention relates to a numerically controlled oscillator comprising a first oscillator section (41) having a counter (22) acting as a frequency divider, and an external oscillator (21) supplying a clock signal (fext) connected to the counter (22) for generating an output signal (fNCO) with a divided frequency from said clock signal, the counter (22) comprising at least one phase control input (A, B) for connecting phase correction requests to the counter (22) for adjusting the phase of said output signal (fNCO) in a desired direction. In order that the gain factor of the oscillator could be diminished and the oscillator could be connected to a digital filter, a second accumulator-type oscillator section (42) known per se is connected to control the first oscillator section (41), the second oscillator section comprising an adder (31) and a register (32), to which the output of the adder is connected, the adder (31) having a first input for connecting a binary digit (x) to control said second oscillator section (42), and a second input for feeding the output signal of the register back to the adder (31). The invention also relates to a phase-locked loop utilizing a numerically controlled oscillator.

Description

Numerically controlled oscillator and digital phase locked loop
The invention relates to a numerically con- trolled oscillator according to the preamble of the attached claim 1, and to a digital phase-locked loop according to the preamble of the attached claim 4, comprising a numerically controlled oscillator.
Figure 1 shows a digital phase-locked loop (DPLL) 10 known per se in its general form, in which it comprises a phase comparator 13, a lowpass-type loop filter 14 having an input to which the output signal of the phase comparator is connected, and a numerically controlled oscillator 15 arranged to be controlled by the loop filter. A signal is applied to each one of inputs II and 12 of the phase comparator through a frequency divider 11 and 12, respectively. A reference signal fref is applied to the frequency divider 11, which divides the frequency of the refer- ence signal by an integer p, whereby a signal having a frequency fref/p (in this text the reference f refers both to the signal and to its frequency) is applied to the first input II in the phase comparator 13. The function of the numerically controlled oscillator 15 is to generate a wide range of frequencies from an external clock signal fext having a frequency higher than that of the output signal fNC0 of the oscillator. The output signal of the oscillator is applied through the frequency divider 12 back to the second input 12 of the phase comparator 13. The phase comparator thus compares the phase of a signal having the frequency fref/p with the phase of a signal having the frequency fNCO/q. The result of this comparison is lowpass- filtered in the loop filter 14, and the filtered signal is applied to the oscillator 15 to control it. When the loop is locked , Formula ( 1 ) is valid for the output signal of the loop :
( 1 ) f _ 3
^ I ■'•NCO p ■L ref
i.e. the frequency of the output signal is the fre¬ quency of the reference signal multiplied by the number q/p.
In prior art solutions, the numerically con- trolled oscillator 15 of the digital phase-locked loop is typically implemented in two different ways: either based on a counter or based on an accumulator.
Figure 2 illustrates an implementation of the numerically controlled oscillator 15 based on a counter. In this case, the implementation is based on a counter 22 which divides with a divisor N and the change of state of which is controlled by an accurate clock signal fext fed from an external oscillator 21 and by a "lead" signal E and a "lag" signal J received as control data from the loop filter and connected to a counter input A and B, respectively, according to the concerned signal. The counter 22 is implemented by an N-state state machine having the above-mentioned signals E and J as its control signals. When the "lead" signal E is true, the state machine steps in place during one clock period, whereby the phase of the output signal fNC0 is delayed by one clock period of the clock signal fext of the external oscillator. When the "lag" signal J is true, the state machine skips one state, whereby the phase of the output signal fNC0 is advanced by one clock period of the clock signal fejtt of the external oscillator. Accord¬ ingly, the length of the phase correction step is always the period length of the output signal fNC0 divided with the divisor N. A drawback of the solution based on the N- counter is that the counter cannot be connected e.g. to a digital filter but it requires a filter of a certain type, such as a so-called lead-lag filter. The digital filter, however, would be a better alternat¬ ive, as it provides a filter with a narrower bandwidth and, more generally, better properties than the simpler lead-lag filter, for instance.
Figure 3 illustrates an implementation of an accumulator-type numerically controlled oscillator. In this case the oscillator comprises an adder 31 and a register 32, to which the output of the adder is connected. The input signal of the accumulator-type oscillator is a binary (N-bit) digit x applied to a first input in the adder and indicating the magnitude and direction of the required phase correction. The binary digit is obtained from a digital loop filter, and it varies as a function of time in accordance with the filtering result. An output signal fNC0 is gener- ated by continuously adding binary digits x to the previous value of the register at the frequency of the external clock signal fext, which clock signal is connected to a clock input C in the register. At the rising edge of the external clock signal the N-bit value of the output signal y of the adder is stored in the register 32, the value of which indicates the current phase of the output signal. The output signal fNC0 of the oscillator is formed by the most signi¬ ficant bit of the register. The N-bit accumulator-type numerically con¬ trolled oscillator generates a frequency obtained from the frequency of the external oscillator in accordance with Formula (2) ( •• ?Δ )l f J- NCO = -. N ■ f x ext
The word width N of the register of the accu¬ mulator-type numerically controlled oscillator affects both the gain factor of the oscillator and the highest frequency that can be generated. In order that a relatively low gain factor could be achieved, the word width has to be great; on the other hand, a great word width also increases the length of the adder and thus also the propagation delay of the adder. The accumul¬ ator-type numerically controlled oscillator can operate only if the length of the period of the external clock signal (l/fext) exceeds the delay of the adder. For this reason, it is impossible in many applications to achieve a gain factor low enough. The achievement of a low gain factor, however, is important in order that the phase-locked loop could have a narrow bandwidth.
According to a definition known per se, the gain factor K0 of the accumulator-type numerically con¬ trolled oscillator is the ratio of a change in an angular frequency applied to the phase comparator to a change Δx in a binary digit x controlling the oscil¬ lator:
Δx χ 2πfext
2N 2πf, ext
( 3 ) KQ =
Δx 2Nq
In the above Formula (3) a constant q is the divisor of the frequency divider (possibly) provided between the output of the oscillator and the second input of the phase comparator (cf. Figure 1). Another drawback of the accumulator-type oscil¬ lator is that the gain factor cannot be set with any particularly high accuracy (it can be set by varying the word width N) . The digital phase-locked loop and the accumu¬ lator-type numerically controlled oscillator are described e.g. in Digital Phase-Locked Loop with Jitter Bounded . Walters, S. M., Troudet T., IEEE Transactions on Circuits and Systems, Vol. 36, No. 7, July 1989, which is referred to for a more detailed discussion.
The object of the present invention is to avoid the above-described drawbacks and to provide a numerically controlled oscillator which has a gain factor which both can be made low and can be set more accurately than previously and which can also be con¬ nected to a digital filter. These objects are achieved by an oscillator according to the invention, which is characterized by what is disclosed in the character- izing portion of the attached claim 1. The phase- locked loop according to the invention, in turn, is characterized by what is disclosed in the charac¬ terizing portion of the attached claim 4.
The idea of the invention is to combine the previously known implementations of the numerically controlled oscillator in such a way that the frequency of the phase correction requests of an oscillator section based on a counter is controlled by an accumu¬ lator-type oscillator section. In the following the invention and its preferred embodiments will be described more fully with refer¬ ence to Figure 4 in the examples shown in the attached drawings, where
Figure 1 is a block diagram illustrating a digital phase-locked loop known per se; Figure 2 shows one previously known implemen¬ tation of the numerically controlled oscillator of the digital phase-locked loop;
Figure 3 shows another previously known imple- mentation of the numerically controlled oscillator of the digital phase-locked loop; and
Figure 4 shows an implementation according to the invention of the numerically controlled oscillator of the digital phase-locked loop. Figure 4 is a block diagram illustrating a numerically controlled oscillator implemented accord¬ ing to the invention. The oscillator comprises a first numerically controlled oscillator section 41, which corresponds to the above-described counter-based oscillator implementation shown in Figure 2, where the change of state of a counter 22 is controlled by an accurate clock signal fext from an external oscillator 21 and by a "lead" signal E and a "lag" signal J, respectively, received as control data. A second numerically controlled oscillator section 42 is con¬ nected to control the first oscillator section. The second oscillator section is based on the accumulator- type oscillator shown in Figure 3, comprising an adder 31 and a register 32, to which the output of the adder is connected and the output of which is fed back to one input in the adder. As the first oscillator section 41 corresponds to the counter-based oscil¬ lator, and the second oscillator section 42 corre¬ sponds substantially to the accumulator-type oscil- lator, the same reference numerals as in Figures 2 and 3 have been used in Figure 4 for corresponding parts.
The idea of the invention is to adjust the frequency of the phase correction requests (signals E and J) of the counter-based oscillator section 41 by the accumulator-type oscillator section 42, that is, in fact, by a binary digit x, as the accumulator-type oscillator is controlled by a binary digit, and addi¬ tionally by a signal S indicating the direction of the phase correction. To effect the control, phase control inputs A and B in the first oscillator section are connected to respective outputs in a selector 43, and a selector input is connected to an output in the second oscillator section. The selector is controlled by the direction signal S, which is connected to a control input CTR in the selector. The direction signal S determines whether the output of the second oscillator section 42 is connected to the input A in the first oscillator section, corresponding to the "lead" signal, or to the input B in the first oscil- lator section, corresponding to the "lag" signal.
The second oscillator section 42 corresponds otherwise to the accumulator-type oscillator shown in Figure 3 except that the output signal of the register 32, now indicated with the reference fk, is connected to an edge detector circuit 44, the output of which forms an output in the second oscillator section 42, which output is connected to an input in the selector 43. The edge detector circuit detects the rising edges of the output signal fk and shapes the signal such that its pulse width corresponds to the pulse width of the external clock signal fext (which controls the N counter 22).
A signal obtained from the register 32 of the second oscillator section thus has a frequency which can be obtained as follows:
^ f* - ~M f* This frequency is also the frequency of pulses from the output of the edge detector circuit, that is, a signal having this frequency either advances or delays the phase of the counter 22 of the first oscillator section. The frequency of the numerically controlled Oscillator according to the invention can now be calculated from Formula (5) :
( c \ f _ • f*• ext _, ■"" • f■*- x
In Formula (5), the sign of the ± operation depends on the sign of the phase correction signal S. On the basis of Formula (5), it is possible to cal¬ culate the gain factor of the numerically controlled oscillator shown in Figure 4, which factor, according to a definition known per se, is the ratio of a change in an angular frequency applied to the phase com¬ parator of the phase-locked loop to a change in the controlling binary digit x. The gain factor will thus be:
2πΔfWC0 2π Δxfx
2M N 2πf K = = - X.
(6)
° Δx Δx g 2M N g
where a constant q is the divisor of a frequency divider (possibly) provided between the output of the oscillator and the input of the phase comparator in the feedback loop of the phase-locked signal. It appears from Formula (6) that a low gain factor is easy to achieve in the oscillator according to the invention by setting the frequency of the signal fx to a low value, whereby the value of the gain factor also diminishes. The signal fx controlling storing into the register 32 is, in fact, advanta¬ geously obtained by dividing the frequency of the signal fext from the external oscillator 21 of the first oscillator section 41 by a divisor m in a fre¬ quency divider 45. The frequency of the signal fx is thus considerably lower than that of the signal feχt.
The numerically controlled oscillator shown in Figure 4 can be connected to a digital loop filter, as the desired control signals x and S are obtained directly from the digital filter, or the output signal of the digital filter is at least easy to shape so that the desired control signals are obtained. The direction signal S, for instance, may be contained in a binary word x obtained from the loop filter, and it can be extracted from the binary word into a separate control signal, which is connected, as described above, to control the selector 43. (In Figure 4, this alternative is shown by an arrow H drawn by a broken line).
Even though the invention has been described above with reference to the examples of the attached drawings, it is self-evident that the invention is not limited to the examples, but it may be modified within the inventive idea disclosed above and in the attached claims. For instance, the more detailed switching arrangements of the oscillator and the phase-locked loop may vary, even though the accumulator-type oscil¬ lator section is connected to control the counter-type oscillator section in accordance with the idea of the invention. Essential is that the accumulator-type oscillator section controls the counter-type oscil¬ lator section, whereas it is not essential in which way it is connected to control the counter-type oscil- lator section, i.e. whether it is connected to the counter-type oscillator section directly or through various intermediate circuits irrelevant to the idea of the invention. The solution according to the inven¬ tion is not only applicable in all digital phase locks where the oscillator is controlled by a binary word but, in principle, it is also possible to use the invention in other applications where a similar control is available.

Claims

Claims :
1. Numerically controlled oscillator comprising a first oscillator section (41) having a counter (22) acting as a frequency divider and an external oscil¬ lator (21) supplying a clock signal (fext) connected to the counter (22) for generating an output signal (fNC0) with a divided frequency from said clock signal, the counter (22) comprising at least one phase control input (A, B) for connecting phase correction requests to the counter (22) for adjusting the phase of said output signal (fNC0) in a desired direction, c h a r¬ a c t e r i z e d in that a second accumulator-type oscillator section (42) known per se is connected to control the phase of the output signal (fNC0) of the first oscillator section (41), the second oscillator section comprising an adder (31) and a register (32), to which the output of the adder is connected, the adder (31) having a first input for connecting a binary digit (x) to control said second oscillator section (42), and a second input for feeding the output signal of the register back to the adder (31).
2. Oscillator according to claim 1, comprising two phase control inputs (A, B), c h a r a c t e r- i z e d in that said accumulator-type oscillator section (42) is operationally connected to one of the phase control inputs through a selector (43), which comprises means for connecting a signal present at its input to a desired output.
3. Oscillator according to claim 1, c h a r a c¬ t e r i z e d in that a clock input (C) in said register (32), to which a clock signal (fx) is con- nectable to control storing into the register, is connected to said external oscillator (21) through a frequency divider (45) for dividing the frequency of the signal (fext) from the external oscillator (21) before connecting it to the clock input (C) in the register.
4. Phase-locked loop comprising - a phase comparator (13) having at least two comparator inputs for comparing the phases of signals connected to the inputs;
- a lowpass-type loop filter (14) having an input to which the output of the phase comparator is connected; and a numerically controlled oscillator (15) arranged to be controlled by the loop filter (14) and comprising a first oscillator section (41) having a counter (22) acting as a frequency divider and an external oscillator (21) supplying a clock signal (fext) connected to the counter (22) for generating an output signal (fNC0) with a divided frequency from said clock signal, the counter (22) comprising at least one phase control input (A, B) for connecting phase cor- rection requests to the counter (22) for adjusting the phase of said output signal (fNC0) i-n a desired direction, c h a r a c t e r i z e d in that a second accumulator-type oscillator section (42) known per se is connected to control the phase of the output signal (fN∞) of "the first oscillator section (41), the second oscillator section comprising an adder (31) and a register (32), to which the output of the adder is connected, the adder (31) having a first input con¬ nected operationally to the loop filter (14) for con- necting the loop filter to control said second oscil¬ lator section (42), and a second input for feeding the output signal of the register back to the adder (31).
5. Phase-locked loop according to claim 4, comprising two phase control inputs (A, B), c h a r - a c t e r i z e d in that said - accumulator-type oscillator section (42) is operationally connected to one of the phase control inputs through a selector (43), which comprises a control input (CTR) operat¬ ionally connected to the loop filter (14) for con- necting the loop filter to control the switching of a signal present at the selector input to a desired selector output.
6. Phase-locked loop according to claim 4, c h a r a c t e r i z e d in that a clock input (C) in said register (32), to which a clock signal (fx) is connectable to control storing into the register, is connected to said external oscillator (21) through a frequency divider (45) for dividing the frequency of the signal (fβxt) from the external oscillator (21) before connecting it to the clock input (C) in the register.
PCT/FI1994/000167 1993-05-03 1994-04-29 Numerically controlled oscillator and digital phase locked loop WO1994026033A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AU65706/94A AU678465B2 (en) 1993-05-03 1994-04-29 Numerically controlled oscillator and digital phase locked loop
DK94913626T DK0697151T3 (en) 1993-05-03 1994-04-29 Numerically controlled oscillator and digital phase-locked loop
EP94913626A EP0697151B1 (en) 1993-05-03 1994-04-29 Numerically controlled oscillator and digital phase locked loop
DE69419150T DE69419150T2 (en) 1993-05-03 1994-04-29 DIGITALLY CONTROLLED OSCILLATOR AND DIGITAL PLL CIRCUIT

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI931991 1993-05-03
FI931991A FI93505C (en) 1993-05-03 1993-05-03 Numerically controlled oscillator and digital phase locked loop

Publications (1)

Publication Number Publication Date
WO1994026033A1 true WO1994026033A1 (en) 1994-11-10

Family

ID=8537846

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FI1994/000167 WO1994026033A1 (en) 1993-05-03 1994-04-29 Numerically controlled oscillator and digital phase locked loop

Country Status (7)

Country Link
EP (1) EP0697151B1 (en)
AU (1) AU678465B2 (en)
DE (1) DE69419150T2 (en)
DK (1) DK0697151T3 (en)
FI (1) FI93505C (en)
NZ (1) NZ265297A (en)
WO (1) WO1994026033A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2288086A (en) * 1994-03-28 1995-10-04 Hewlett Packard Co Digital phase-locked loop using a numerically-controlled oscillator
DE19729476A1 (en) * 1997-07-10 1999-01-14 Nokia Telecommunications Oy Numerically controlled oscillator for e.g. digital PLL circuit
DE19729477A1 (en) * 1997-07-10 1999-02-11 Nokia Telecommunications Oy Digital phase locked loop
EP0966103A2 (en) * 1998-06-17 1999-12-22 Alcatel Frequency synthesiser
WO2004088845A1 (en) * 2003-04-02 2004-10-14 Christopher Julian Travis Method of establishing an oscillator clock signal
EP1513257A2 (en) * 2003-09-05 2005-03-09 Texas Instruments Incorporated Digital phase-locked loop circuit

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105281752A (en) * 2015-10-13 2016-01-27 江苏绿扬电子仪器集团有限公司 Clock data recovery system based on digital phase-locked loop

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1161910A (en) * 1982-06-18 1984-02-07 Chung K. Tsang All digital phase-frequency locked loop
EP0388313A2 (en) * 1989-03-17 1990-09-19 John Fluke Mfg. Co., Inc. Coherent direct digital synthesizer
EP0459446A1 (en) * 1990-05-31 1991-12-04 Sony Corporation Numerical controlled oscillator

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1161910A (en) * 1982-06-18 1984-02-07 Chung K. Tsang All digital phase-frequency locked loop
EP0388313A2 (en) * 1989-03-17 1990-09-19 John Fluke Mfg. Co., Inc. Coherent direct digital synthesizer
EP0459446A1 (en) * 1990-05-31 1991-12-04 Sony Corporation Numerical controlled oscillator

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2288086A (en) * 1994-03-28 1995-10-04 Hewlett Packard Co Digital phase-locked loop using a numerically-controlled oscillator
DE19729476A1 (en) * 1997-07-10 1999-01-14 Nokia Telecommunications Oy Numerically controlled oscillator for e.g. digital PLL circuit
DE19729477A1 (en) * 1997-07-10 1999-02-11 Nokia Telecommunications Oy Digital phase locked loop
DE19729476C2 (en) * 1997-07-10 2000-04-27 Nokia Networks Oy Numerically controlled oscillator
EP0966103A2 (en) * 1998-06-17 1999-12-22 Alcatel Frequency synthesiser
EP0966103A3 (en) * 1998-06-17 2002-11-13 Alcatel Frequency synthesiser
US8618886B2 (en) 2003-04-02 2013-12-31 Christopher Julian Travis Method of establishing an oscillator clock signal
EP1811670A1 (en) * 2003-04-02 2007-07-25 Christopher Julian Travis Number controlled oscillator and a method of establishing an event clock
US7495516B2 (en) 2003-04-02 2009-02-24 Christopher Julian Travis Method of establishing an oscillator clock signal
US7924099B2 (en) 2003-04-02 2011-04-12 Christopher Julian Travis Method of establishing an oscillator clock signal
WO2004088845A1 (en) * 2003-04-02 2004-10-14 Christopher Julian Travis Method of establishing an oscillator clock signal
US9407429B2 (en) 2003-04-02 2016-08-02 Christopher Julian Travis Method of establishing an oscillator clock signal
US9768949B2 (en) 2003-04-02 2017-09-19 Christopher Julian Travis Method of establishing an oscillator clock signal
US10270585B2 (en) 2003-04-02 2019-04-23 Christopher Julian Travis Clock synchronizer and method of establishing an output clock
EP1513257A2 (en) * 2003-09-05 2005-03-09 Texas Instruments Incorporated Digital phase-locked loop circuit
EP1513257A3 (en) * 2003-09-05 2005-03-30 Texas Instruments Incorporated Digital phase-locked loop circuit

Also Published As

Publication number Publication date
EP0697151A1 (en) 1996-02-21
NZ265297A (en) 1996-05-28
AU678465B2 (en) 1997-05-29
EP0697151B1 (en) 1999-06-16
FI93505B (en) 1994-12-30
DE69419150T2 (en) 1999-11-18
AU6570694A (en) 1994-11-21
DE69419150D1 (en) 1999-07-22
FI931991A0 (en) 1993-05-03
FI93505C (en) 1995-04-10
DK0697151T3 (en) 1999-11-22
FI931991A (en) 1994-11-04

Similar Documents

Publication Publication Date Title
US5168245A (en) Monolithic digital phaselock loop circuit having an expanded pull-in range
US5838178A (en) Phase-locked loop and resulting frequency multiplier
US5485490A (en) Method and circuitry for clock synchronization
US7772900B2 (en) Phase-locked loop circuits and methods implementing pulsewidth modulation for fine tuning control of digitally controlled oscillators
US4590602A (en) Wide range clock recovery circuit
US5694089A (en) Fast frequency switching synthesizer
US6388485B2 (en) Delay-locked loop circuit having master-slave structure
US5008629A (en) Frequency synthesizer
US6005420A (en) Frequency multiplying circuit having a greater multiplying ratio
US5493243A (en) Digitally controlled first order jitter attentuator using a digital frequency synthesizer
EP0576168B1 (en) Digital phase locked loop
US6351164B1 (en) PLL circuit
US5486792A (en) Method and apparatus for calculating a divider in a digital phase lock loop
EP2283575B1 (en) Improved system and method for cycle slip prevention in a frequency synthesizer
US5420543A (en) Method and apparatus for determining a constant gain of a variable oscillator
US5896428A (en) Digital counter and digital phase locked loop circuit using same
US5731743A (en) Frequency synthesizer having phase error feedback for waveform selection
US6757349B1 (en) PLL frequency synthesizer with lock detection circuit
US5546434A (en) Dual edge adjusting digital phase-locked loop having one-half reference clock jitter
EP0697151A1 (en) Numerically controlled oscillator and digital phase locked loop
US6249188B1 (en) Error-suppressing phase comparator
US6064241A (en) Direct digital frequency synthesizer using pulse gap shifting technique
US5457722A (en) Circuit for frequency division by an odd number
US5399985A (en) Digital PLL circuit
JP3305587B2 (en) Digital delay control clock generator and delay locked loop using this clock generator

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AT AU BB BG BR BY CA CH CN CZ DE DK ES FI GB GE HU JP KG KP KR KZ LK LU LV MD MG MN MW NL NO NZ PL PT RO RU SD SE SI SK TJ TT UA US UZ VN

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 265297

Country of ref document: NZ

WWE Wipo information: entry into national phase

Ref document number: 1994913626

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1994913626

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

NENP Non-entry into the national phase

Ref country code: CA

WWG Wipo information: grant in national office

Ref document number: 1994913626

Country of ref document: EP