WO1993007629A1 - Resistance integree deposee verticale dans un substrat sequentiel multicouche - Google Patents

Resistance integree deposee verticale dans un substrat sequentiel multicouche Download PDF

Info

Publication number
WO1993007629A1
WO1993007629A1 PCT/US1992/006764 US9206764W WO9307629A1 WO 1993007629 A1 WO1993007629 A1 WO 1993007629A1 US 9206764 W US9206764 W US 9206764W WO 9307629 A1 WO9307629 A1 WO 9307629A1
Authority
WO
WIPO (PCT)
Prior art keywords
resin
resin material
resistive
depositing
opening
Prior art date
Application number
PCT/US1992/006764
Other languages
English (en)
Inventor
Vernon L. Brown
Original Assignee
Motorola, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola, Inc. filed Critical Motorola, Inc.
Publication of WO1993007629A1 publication Critical patent/WO1993007629A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/20—Resistors
    • H01L28/26—Resistors with an active material comprising an organic conducting material, e.g. conducting polymers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01C—RESISTORS
    • H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
    • H01C17/003—Apparatus or processes specially adapted for manufacturing resistors using lithography, e.g. photolithography
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/20—Resistors

Definitions

  • the present invention relates generally to the field of resistor manufacture in an integrated circuit.
  • Resistors are typically used in digital circuits to pull a node in the circuit to a certain voltage or to terminate a transmission line. In order to manufacture these resistors in an integrated circuit, they are formed in the same plane as the interconnecting traces. This requires the use of valuable interconnection area and adds undesirable series inductance to resistor due to the surface traces used to connect to the resistor.
  • a deposited vertical resistor is formed on a substrate material.
  • the resistor is comprised of a first resin, deposited on the substrate material and having an opening to the substrate material over a conductive pad.
  • a second resin is deposited in the opening and is formed into a predetermined shape.
  • a third resin is then deposited on the first and second resins, the third resin forming a predetermined pattern. Finally, a conducting material is coupled to the second resin.
  • FIGs. 1A - F show a cut-away view of the various steps in the process to construct the vertical resistor of the present invention.
  • FIGs. 2A - C show first and second side cut-away views and a top view of the vertical resistor of the present invention.
  • FIGs. 3A and B show a top and side cut-away view of a vertical resistor coupled to a planar resistor.
  • the resistor of the present invention is deposited vertically in sequential, multiple layers, thus requiring little space for the completed coplanar resistor.
  • the process of the present invention for fabricating this resistor is illustrated in FIGs. 1A - IF.
  • the process begins with a substrate material having conductive copper pads in the areas where the resistors are to be formed.
  • the substrate contains the circuit requiring the resistors.
  • the copper pads are located at the nodes to be pulled up to a certain voltage, terminated with a resistor, or otherwise requiring a resistor to be coupled to that point in the circuit. For clarity, only one copper pad will be shown to explain the resistor of the present invention.
  • a first resin (103) is deposited over the substrate (101) and copper pad (102). This resin (103) is hardened and then photo-defined to expose the copper pad (102) as shown in FIG. 1A.
  • a second resin (104) is deposited over the first resin (103) as seen in FIG. IB. This includes filling the vias through the first resin (103) that are over the copper pads
  • FIG. 1C shows the next step of photo-defining the resistive resin (104) to form the resistive element.
  • the resistive element is brought over the top of the dielectric (103) to protect it from the intrusion of resins or metals from later operations.
  • the resistive resin (104) is made resistive by doping the resin with a resistive material such as tin oxide.
  • the resistive material should be compatible with the photo-definition means of the basis resin.
  • the next step coats the above assembly with a dielectric, photo-definable resin (105).
  • This layer is hardened and then photo-defined, as shown in FIG. IE, to provide the openings for the upper circuit pattern linking the upper terminal of the resistor to the proper locations in the lower circuit.
  • the resin layers (103, 104, and 105) are then partially or fully cured. These layers (103, 104, and 105) may also be cured separately after each photo- definition step.
  • the final step illustrated in FIG. IF, entails depositing copper (106) or other conductive material in the openings formed in the previous step. These copper terminals (106) form the upper terminals of the resistor.
  • the copper (106) can be deposited by a number of methods.
  • the preferred embodiment of the above process of the present invention fills the first two resin layers (103 and 104) with a material that is catalytic or can be made catalytic to electroless copper.
  • FIG. 2C shows a top view and FIGs. 2A and 2B show two side cross section views of the completed integrated vertical resistor.
  • a primary advantage of the vertical resistor is that because of its use of the region between two planar circuits very little space is occupied on either of the planar layers thus increasing circuit interconnectivity.
  • Another advantage is that the effective series inductance is very low because of the complete elimination of printed wire terminations.
  • Yet another advantage of the vertical resistor of the present invention is that fairly high resistive material can be used to obtain the low values needed for transmission line tera ⁇ nation. Higher values of resistance can be attained by patterning on the surface of resin (103) using the same photo- definable, resistive resin (104) to provide a combination of vertical and planar resistors.
  • the vertical resistors can be formed together with planar resistors at the same time.
  • planar resistors can be deposited and photo-defined on the first resin (103) in the same step as the defining of the vertical resistors.
  • a planar resistor can be either separate from the vertical resistors or coupled to one or more vertical resistors to form a resistor network.
  • An example of a planar resistor coupled to a vertical resistor is illustrated in FIGs. 3A and 3B.
  • the integrated, deposited resistor of the present invention provides low resistance in a small, vertical area. Because the resistor is short, with a wide cross section, relatively high resistivity material can be used to obtain a low resistance value.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

Une résistance verticale déposée est formée sur un matériau substrat (101) contenant un circuit. La résistance se compose d'une première résine (103) déposée sur le matériau substrat (101) et possédant une ouverture photogravée sur une pastille de cuivre (102) qui est connectée à un n÷ud particulier du circuit. Une résine résistive (104) est déposée dans l'ouverture et prend une forme prédéterminée autour de l'ouverture. Une troisième résine (105) est ensuite déposée sur la première et sur la résine résistive (104), la troisième résine (105) formant un circuit. Puis, un matériau en cuivre (106) est connecté à la résine résistive (104), formant ainsi une pastille terminale sur ladite résine résistive (104) et la pastille de cuivre inférieure (102).
PCT/US1992/006764 1991-10-04 1992-08-13 Resistance integree deposee verticale dans un substrat sequentiel multicouche WO1993007629A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US770,828 1985-08-29
US77082891A 1991-10-04 1991-10-04

Publications (1)

Publication Number Publication Date
WO1993007629A1 true WO1993007629A1 (fr) 1993-04-15

Family

ID=25089824

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1992/006764 WO1993007629A1 (fr) 1991-10-04 1992-08-13 Resistance integree deposee verticale dans un substrat sequentiel multicouche

Country Status (3)

Country Link
CN (1) CN1071278A (fr)
MX (1) MX9205662A (fr)
WO (1) WO1993007629A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014134384A2 (fr) * 2013-02-28 2014-09-04 Texas Instruments Incorporated Circuit intégré comportant différentes résistances de même niveau
GB2586518A (en) * 2019-08-21 2021-02-24 Pragmatic Printing Ltd Resistor Geometry

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3775120A (en) * 1971-04-02 1973-11-27 Motorola Inc Vertical resistor
US4578344A (en) * 1984-12-20 1986-03-25 General Electric Company Photolithographic method using a two-layer photoresist and photobleachable film
US4690728A (en) * 1986-10-23 1987-09-01 Intel Corporation Pattern delineation of vertical load resistor
US4695853A (en) * 1986-12-12 1987-09-22 Hewlett-Packard Company Thin film vertical resistor devices for a thermal ink jet printhead and methods of manufacture
US4816115A (en) * 1987-04-16 1989-03-28 International Business Machines Corp. Process of making via holes in a double-layer insulation
US4828967A (en) * 1984-12-26 1989-05-09 Semiconductor Energy Laboratory Co., Ltd. Electronic device and its manufacturing method
US5030549A (en) * 1988-06-29 1991-07-09 Matsushita Electric Industrial Co., Ltd. Fine pattern forming method

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3775120A (en) * 1971-04-02 1973-11-27 Motorola Inc Vertical resistor
US4578344A (en) * 1984-12-20 1986-03-25 General Electric Company Photolithographic method using a two-layer photoresist and photobleachable film
US4828967A (en) * 1984-12-26 1989-05-09 Semiconductor Energy Laboratory Co., Ltd. Electronic device and its manufacturing method
US4690728A (en) * 1986-10-23 1987-09-01 Intel Corporation Pattern delineation of vertical load resistor
US4695853A (en) * 1986-12-12 1987-09-22 Hewlett-Packard Company Thin film vertical resistor devices for a thermal ink jet printhead and methods of manufacture
US4816115A (en) * 1987-04-16 1989-03-28 International Business Machines Corp. Process of making via holes in a double-layer insulation
US5030549A (en) * 1988-06-29 1991-07-09 Matsushita Electric Industrial Co., Ltd. Fine pattern forming method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014134384A2 (fr) * 2013-02-28 2014-09-04 Texas Instruments Incorporated Circuit intégré comportant différentes résistances de même niveau
WO2014134384A3 (fr) * 2013-02-28 2014-10-23 Texas Instruments Incorporated Circuit intégré comportant différentes résistances de même niveau
GB2586518A (en) * 2019-08-21 2021-02-24 Pragmatic Printing Ltd Resistor Geometry
GB2586518B (en) * 2019-08-21 2022-04-20 Pragmatic Printing Ltd Resistor Geometry

Also Published As

Publication number Publication date
MX9205662A (es) 1993-04-01
CN1071278A (zh) 1993-04-21

Similar Documents

Publication Publication Date Title
US4300115A (en) Multilayer via resistors
US5994997A (en) Thick-film resistor having concentric terminals and method therefor
JP3610339B2 (ja) 高密度電子パッケージおよびその製造方法
US4554229A (en) Multilayer hybrid integrated circuit
US5758413A (en) Method of manufacturing a multiple layer circuit board die carrier with fine dimension stacked vias
US5556807A (en) Advance multilayer molded plastic package using mesic technology
US4629681A (en) Method of manufacturing multilayer circuit board
US5747222A (en) Multi-layered circuit substrate and manufacturing method thereof
US3876912A (en) Thin film resistor crossovers for integrated circuits
AU628256B2 (en) A multilayer structure and its fabrication method
US5562970A (en) Multilayer circuit structure having projecting via lead
US4862136A (en) Programmable resistance network
US3829601A (en) Interlayer interconnection technique
DE69323952T2 (de) Entstörfilter
EP0148506B1 (fr) Support de circuit
EP0257738B1 (fr) Composants électriques à pièces conductrices ajoutées
US7049929B1 (en) Resistor process
WO1993007629A1 (fr) Resistance integree deposee verticale dans un substrat sequentiel multicouche
US6310536B1 (en) Termination resistor in printed circuit board
WO1991011025A1 (fr) Procede de fabrication de systemes d'interconnexion miniaturises a impedances adaptees
US4296272A (en) Composite substrate
US6074728A (en) Multi-layered circuit substrate
US6927494B2 (en) Local interconnect
US4331700A (en) Method of making a composite substrate
EP0508408A2 (fr) Dispositif semi-conducteur comprenant des couches de métallisation

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): BR CA GB JP KR

NENP Non-entry into the national phase

Ref country code: CA