WO1989003613A1 - A current switching arrangement - Google Patents
A current switching arrangement Download PDFInfo
- Publication number
- WO1989003613A1 WO1989003613A1 PCT/GB1988/000896 GB8800896W WO8903613A1 WO 1989003613 A1 WO1989003613 A1 WO 1989003613A1 GB 8800896 W GB8800896 W GB 8800896W WO 8903613 A1 WO8903613 A1 WO 8903613A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switch
- gain
- current
- state
- arrangement
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/603—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors with coupled emitters
Definitions
- the present invention relates to current switching and more specifically but not exclusively to switching where there is a requirement for very low current leakage in the switched off-state.
- switching off is achieved by turning off the current sources.
- the standby current of the circuit in this off-state is the sum of the following: the leakage through the decoupling capacitor 3; the combined leakage of all the transistors in the circuit; and the current consumed by the current source control circuit.
- a current switching arrangement for an electrical system, having an electronic switch in series with a current supply, the electronic switch, under the control of a control signal, being adapted to switch the current supply from an ON state to an OFF state and vice versa, and a gain control arrangement for the electronic switch activated by the control signal whereby the gain of the electronic switch is controlled by positive feedback in order that, when the switch is in the ON state, the gain is high whilst when the switch is in the OFF state, the gain is low.
- FIG. 3 in which a current switching arrangement according to the present invention is illustrated.
- the use of a supply series switch provides the greatest potential to eliminate current leakage by the decoupling capacitor 3 and circuit, however the standby, OFF state current must be reduced.
- An electronic switch which uses very little current in the OFF state, is required.
- an on -off control signal is generated by a microprocessor in accordance with a user time slot regime.
- the contol signal switches the supply series switch in the user's designated time slot.
- the control signal is also used to control the gain of the switch. Switch gain being switched to a low when the switch is "OFF” and switched to a high when the switch is "ON".
- the gain control system is by positive feedback and consequently only a small drive capability is required when the switch is OFF and a high drive capability when the switch is ON.
- the gain control circuit can thus be 'ganged' to the on/off control signal to further minimise the power consumption in the off state.
- a node a) is the switch control point.
- node b) When node a) is low, node b) will source current dependent upon the operational values of resistors Rl - R5. In this node a) low state the current flows through path (1) and the gain from a) - b) is ⁇ npn. B 2 pnp. IL
- the resistors R4 and R5 limit the maximum gain of the switch but can be removed to achieve circuit operation from 0.9V so meeting low power operation design criteria.
- a diode Dl prevents saturation of Transistor T8.
- Transistor Ti l is made larger (has a larger diffusion area) than T10 to ensure sufficient base drive for transistor T8.
- T7 In a power ON situation i.e. node a) low, T7 is switched off and consequently all other elements connected thereto.
- T7 is switched on and T 1 ? T8 and T14 switched off.
- the polarity of the circuit may be inverted to provide a wide dynamic range switching npn current sink to ground.
- Two or more of the present switching assemblies may be cascaded to increase the drive capability of the current source (or sink), through connecting the output of the first assembly to the input of a second assembly etc. and removing Tl and Rl from the second circuit.
- T3 and T6 the state pnp transistors with the same emitter and base connections as T4 mav have their collectors connected to their bases.
- the switching arrangement of the present invention may b ⁇ constructed on a single substrate as an integrated circuit.
- the switching arrangements of the present invention can be used with any low supply, battery economised circuit.
- control signal need not be “ganged” from the system but may be specifically directed to control the switching function.
Abstract
An arrangement wherein current leakage in a switched off condition is limited by a series electronic switch. The electronic switch is controlled by a control signal and the gain of the electronic switch is controlled by a gain control circuitry activated by the control signal.
Description
A CURRENT SWITCHING ARRANGEMENT
The present invention relates to current switching and more specifically but not exclusively to switching where there is a requirement for very low current leakage in the switched off-state.
In low power systems, such as radio pagers, it is common practice to switch off the system circuitry when it is not being used. In radio pager circuits where the receiver is only switched on for short periods to determine whether a transmission is present, only if a transmission signal is detected will the receiver remain on for any length of time. This type of system is thus normally off, the current consumed in this off-state will therefore determine the battery life of the system. It is consequently desirable to ensure the current comsumed in this state is as low as possible.
Previously, arrangements to provide such low power consumption have included switching off all the current sources in the circuit (Figure 1) or placing an electronic switch 20 in series with the supply (Figure 2). In both arrangements, a control signal initiates switching.
In the circuit as shown in Figure 1, switching off is achieved by turning off the current sources. The standby current of the circuit in this off-state is the sum of the following: the leakage through the decoupling capacitor 3; the combined leakage of all the transistors in the circuit; and the current consumed by the current source control circuit.
The arrangement of Figure 2 where the switch is in series with the supply, leakage from the decoupling capacitor 3 and circuit
transistors is eliminated. With such an arrangement however the electronic switch has a high standby leakage itself. As the input must be driven by a very small control current and the output must supply the total chip current, the switch it must have a high current gain. Thus, any leakage at the input of the electronic switch is amplified by the gain of the switch to produce a much larger standby leakage current at the output.
The leakage from either arrangement is thus substantially equivalent.
It is an objective of the present invention to provide a current switching arrangement which substantially relieves the level of standby current leakage.
According to the present invention, there is provided a current switching arrangement, for an electrical system, having an electronic switch in series with a current supply, the electronic switch, under the control of a control signal, being adapted to switch the current supply from an ON state to an OFF state and vice versa, and a gain control arrangement for the electronic switch activated by the control signal whereby the gain of the electronic switch is controlled by positive feedback in order that, when the switch is in the ON state, the gain is high whilst when the switch is in the OFF state, the gain is low.
An embodiment of the present invention will now be described by way of example only with reference to the accompanying drawing. Figure 3, in which a current switching arrangement according to the present invention is illustrated.
The use of a supply series switch provides the greatest potential to eliminate current leakage by the decoupling capacitor 3 and circuit, however the standby, OFF state current must be reduced. An electronic switch, which uses very little current in the OFF state, is required.
In some low power, battery-operated systems such as radio pagers, an on -off control signal is generated by a microprocessor in accordance with a user time slot regime. The contol signal switches the supply series switch in the user's designated time slot. In the switching arrangement of the present invention, the control signal is also used to control the gain of the switch. Switch gain being switched to a low when the switch is "OFF" and switched to a high when the switch is "ON". The gain control system is by positive feedback and consequently only a small drive capability is required when the switch is OFF and a high drive capability when the switch is ON. The gain control circuit can thus be 'ganged' to the on/off control signal to further minimise the power consumption in the off state.
Consider Figure 3, illustrating a switching arrangement according to the present invention, a node a) is the switch control point. When node a) is low, node b) will source current dependent upon the operational values of resistors Rl - R5. In this node a) low state the current flows through path (1) and the gain from a) - b) is βnpn. B2 pnp. IL
(Where β= current amplification factor, I = current and L = Diffusion length). When node a) is taken high, the current flow (which will just be leakage current) will be along path (2). Here the
switch gain between nodes a) and b) is nominally 0. Current leakage however will be βpnp. IL. A typical value for β is 50, a leakage current reduction by, a factor of approximately 25 is therefore possible.
The resistors R4 and R5 limit the maximum gain of the switch but can be removed to achieve circuit operation from 0.9V so meeting low power operation design criteria. A diode Dl prevents saturation of Transistor T8. Transistor Ti l is made larger (has a larger diffusion area) than T10 to ensure sufficient base drive for transistor T8.
In a power ON situation i.e. node a) low, T7 is switched off and consequently all other elements connected thereto.
In a power OPT situation i.e. node a) high, T7 is switched on and T1 ? T8 and T14 switched off.
It will be appreciated that the polarity of the circuit may be inverted to provide a wide dynamic range switching npn current sink to ground. Two or more of the present switching assemblies may be cascaded to increase the drive capability of the current source (or sink), through connecting the output of the first assembly to the input of a second assembly etc. and removing Tl and Rl from the second circuit.
To reduce the gain of T2, T3 and T6 in the "OFF", the state pnp transistors with the same emitter and base connections as T4 mav have their collectors connected to their bases.
The switching arrangement of the present invention may bε constructed on a single substrate as an integrated circuit.
The switching arrangements of the present invention can be used with any low supply, battery economised circuit.
It will be appreciated the above arrangement illustrates only one practical embodiment of the present invention and alternative means of varying the gain of the series supply switch under the control of a control signal could be employed.
Furthermore, it should be noted that the control signal need not be "ganged" from the system but may be specifically directed to control the switching function.
Claims
1. A current switching arrangement t. for an electrical system . having an electronic switch, control means for producing a control signal arranged to switch the current supply between an ON state and an OFF state, and a gain control arrangement activated by the control signal whereby the gain of the electronic switch is controlled by positive feedback in order that, when the switch is in the ON state, the gain is high whilst, when the switch is in the OFF state, the gain is low.
2. A current switching arrangement as claimed in Claim 1 wherein the means signal is a control microprocessor unit.
3. A current switching arrangement as claimed in Claim 1 or 2 wherein the gain control arrangement and the electronic switch are ganged to operate simultaneously on application of the control signal.
4. A current switching arrangement as claimed in any preceding claim wherein the electronic switch and the gain control arrangement are constructed upon a single substrate.
5. A current switching arrangement substantially as hereinbefore described with reference to Figure 3 of the accompanying drawings.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8723673 | 1987-10-08 | ||
GB8723673A GB2211043A (en) | 1987-10-08 | 1987-10-08 | A current switching arrangement |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1989003613A1 true WO1989003613A1 (en) | 1989-04-20 |
Family
ID=10625007
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB1988/000896 WO1989003613A1 (en) | 1987-10-08 | 1988-10-07 | A current switching arrangement |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0333848A1 (en) |
JP (1) | JPH02501702A (en) |
GB (1) | GB2211043A (en) |
WO (1) | WO1989003613A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0483246A1 (en) * | 1989-07-17 | 1992-05-06 | Ate Corp | Combined bias supply and power shut-off circuit. |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3165699A (en) * | 1962-06-20 | 1965-01-12 | Motorola Inc | Automatic gain control system for suppressed carrier single sideband radio receivers |
US3560958A (en) * | 1967-01-30 | 1971-02-02 | Dana Lab Inc | Electrical switching system |
US4361816A (en) * | 1980-06-30 | 1982-11-30 | Rca Corporation | Current mirror amplifiers with programmable gain |
US4361815A (en) * | 1980-06-30 | 1982-11-30 | Rca Corporation | Operational amplifier with programmable gain |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60113546A (en) * | 1983-11-24 | 1985-06-20 | Nec Corp | Optical transmitter |
-
1987
- 1987-10-08 GB GB8723673A patent/GB2211043A/en not_active Withdrawn
-
1988
- 1988-10-07 WO PCT/GB1988/000896 patent/WO1989003613A1/en not_active Application Discontinuation
- 1988-10-07 JP JP50854388A patent/JPH02501702A/en active Pending
- 1988-10-07 EP EP19880909336 patent/EP0333848A1/en not_active Withdrawn
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3165699A (en) * | 1962-06-20 | 1965-01-12 | Motorola Inc | Automatic gain control system for suppressed carrier single sideband radio receivers |
US3560958A (en) * | 1967-01-30 | 1971-02-02 | Dana Lab Inc | Electrical switching system |
US4361816A (en) * | 1980-06-30 | 1982-11-30 | Rca Corporation | Current mirror amplifiers with programmable gain |
US4361815A (en) * | 1980-06-30 | 1982-11-30 | Rca Corporation | Operational amplifier with programmable gain |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0483246A1 (en) * | 1989-07-17 | 1992-05-06 | Ate Corp | Combined bias supply and power shut-off circuit. |
EP0483246A4 (en) * | 1989-07-17 | 1993-12-15 | At&E Corporation | Combined bias supply and power shut-off circuit |
Also Published As
Publication number | Publication date |
---|---|
EP0333848A1 (en) | 1989-09-27 |
GB2211043A (en) | 1989-06-21 |
GB8723673D0 (en) | 1987-11-11 |
JPH02501702A (en) | 1990-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0388802A2 (en) | Error amplifier for use with parallel operated autonomous current or voltage regulators using transconductance type power amplifiers | |
JPH0548054B2 (en) | ||
US4833424A (en) | Linear amplifier with transient current boost | |
EP0238803B1 (en) | Stabilized power-supply circuit | |
US4591807A (en) | Low power, low voltage oscillator | |
JP3484191B2 (en) | Integrated circuit in which bias supply circuit and power cutoff circuit are combined | |
US6515462B2 (en) | Power supply device | |
US6445166B2 (en) | Power supply circuit in which ripple reducing ability is maintained even when power supply voltage drops | |
US4922208A (en) | Output stage for an operational amplifier | |
WO1989003613A1 (en) | A current switching arrangement | |
US4782280A (en) | Transistor circuit with E/C voltage limiter | |
US6903609B2 (en) | Operational amplifier | |
EP0496449B1 (en) | Switching bridge amplifier | |
EP0715405B1 (en) | Amplifier circuit and method | |
US4647793A (en) | Driver circuit for generating output at two different levels | |
EP1353440B1 (en) | Rail to rail class AB output for an amplifier | |
US5140282A (en) | Current amplifier arrangement | |
US5332928A (en) | Battery drain reducer | |
US4095127A (en) | Transistor base drive regulator | |
US6011427A (en) | High efficiency base current helper | |
US6154063A (en) | Class AB emitter follower buffers | |
US4259599A (en) | Complementary transistor switching circuit | |
US5764042A (en) | Controlled power supply source | |
US4897594A (en) | High gain driver circuit and method | |
JP2797519B2 (en) | Amplitude comparison circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE FR GB IT LU NL SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1988909336 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1988909336 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1988909336 Country of ref document: EP |