WO1979000318A1

WO1979000318A1 - Digital private branch exchange

Info

Publication number: WO1979000318A1
Application number: PCT/US1978/000155
Authority: WO
Inventors: K Gueldenpfennig; W Oswald; K Narula; C Breiderstein; S Russell
Original assignee: Stromberg Carlson Corp
Priority date: 1977-11-25
Filing date: 1978-11-20
Publication date: 1979-06-14
Also published as: CA1158347A

Abstract

A digital private automatic branch exchange provides a plurality of ports (104) which may comprise line trunks or operator circuits, the ports being grouped with each group (1, 2, 3 or 4) being controlled by an individual microprocessor circuit (7, 8, 9 or 10) which performs all real time control over the ports. Voice communication between ports is effected by time division multiplex means (105b, 105e) in connection with digital switch system networks (13, 14 and 15) forming part of a common control which is controlled by a central processing unit (18) responsive to the microprocessors in each port group for assigning time slots to each interconnection channel. Isolation between the central processing unit and the rest of the system is provided by a peripheral bus (PB) to which the common control units and port groups are connected, which peripheral bus is connected to the CPU bus by way of an interface circuit (120), permitting the system to operate with various types of central processing units without redesign of the peripheral units.

Description

DIGITAL PRIVATE BRANCH EXCHANGE

The present invention relates in general to telephone systems, and more particularly, to a digital private automatic branch exchange which employs modular concepts and distributed control techniques. To meet ever-increasing customer demands, both for the present and the future, new system concepts of switching are continuously being introduced in the telephone industry. Over the last decade, a tremendously-increasing demand for new services has also been recognized. While conventional type systems could accommodate many new features onto a limited extent and with rather high costs for additional hardware, the digital stored program concept, which offers the possibility of manipulating existing compact hardware by software control functions utilizing LSI and microprocessor applications, appears to provide the best practical solution to the realization of these goals.

In the PABX market segment, the individual requirements of the typical user, the operational environment for the system such as the place of installation, and the feature contents of the system lead to architectural differences, as well as to packaging and installation constraints, in the design of a system which will have universal application and acceptance. In such a universal system, major design parameters necessarily must include a highly modular expansion concept, cabinet sizes which fit into elevators and through standard doors for ease of shipping and transportation, software control for ease of maintenance and administration, and the provision of optional redundant controls as well as remote diagnostic and program administration. In addition, feature operation must be simple for attendants as well as station users, so as not to require an extraordinary skill in the operation of the equipment.

A further consideration in the design of present-day telephone systems relates to the fact that failures, although less frequent in stored program common control systems, more often lead to complete systems' failure than they did in direct controlled systems. In a time-divided system, not only is the common control highly integrated, but also the transmission paths become an integral part of the control circuitry. This sometimes leads to total redundancy requirements, which may be unacceptable from the standpoint of cost and size. Conventionally, organized common control systems would make the attainment of all of the above-mentioned requirements economically unfeasible, since it is very difficult from a cost point of view to provide such a system in a significant range of sizes. In particular, the capacity of the processor in the system has to be considered. General microprocessors today have almost mini-computer capability and can economically be employed as main central processing units. However, they also limit the ultimate size of the system or subsystem, depending on through-put and memory capability. Commercial general purpose processors also require special preprocessing interfaces to handle the real time demands of the system.

In addressing itself to these basic requirements and concepts, the present invention provides a totally distributed control system in which preprocessing may be decentralized from the common control by employing several small microprocessors as slaves to the main CPU. Such decentralization improves the low-end, cost figures and in the case of programmable, front-end processing, allows for improved flexibility in implementing features. This is particularly valuable for PABX's with their ever-changing environment. The effectiveness of the distributed control and simplicity of the system in accordance with the present invention is evidenced by the fact that only three subsystems are necessary to configure working system. These subsystems are the CPU complex which represents the common control and auxiliary functions, the port group which directly services the system I/O circuits (ports), and an attendant complex which provides the system with attendant-interface, conference, and feature circuits.

The transmission network in the system in accordance with, the present invention is a time-divided digital network which provides for the switching of data from port to port. All paths through the transmission network are established using cross-office time slots on cross-office highways with the ports being connected to the network via port group highways. Matrix switches handle the time slot interchange under the control of the central processing unit.

The system ports (line circuits, trunks, operator line keys, etc.) are associated in groups with individual preprocessor circuits capable of handling all of the real time processing of data associated with each port group. In this way, failure in any given port group or the associated preprocessor circuit has no effect on the remaining port groups and will in no way effect the continued operation of the remainder of the system. Such distributed control reduces redundancy requirements and ultimately the overall cost of the system. The port circuits have little, if any, intelligence of their own. Only the circuitry necessary for interfacing the "outside plant" of the office in the applicable mode (E/M trunk interface, loop trunk interface, line circuit interface, etc.) is provided as well as the circuitry necessary to interface the real-time preprocessor in the port group. Initiation of line conditions (outgoing supervision) and response to line conditions (incoming supervision) of the port are made only under control of this preprocessor. For example, ringing generator is applied to, and removed from, a line under direct control of the preprocessor; furthermore, the cadence of the ringing cycle is controlled by the preprocessor and can be different for different lines. Essentially the preprocessor in each port group functions as a real-time-to-event converter.

Off-loading the "intelligence" of the ports into a centralized real-time preprocessor allows greater port density in a given volume than would otherwise be possible, leading to a larger number of ports for a given cabinet size. The real time preprocessor in turn is distributed such that like independent processing cabinets will be associated with a small number of ports so as to enhance the independence and reliability of such systems. A further advantage is flexibility wherein the operating parameters of one or more ports can be easily changed, if necessary, in the central location, without directly modifying the port itself. Thus, modification to ports can be provided at minimum cost easily and quickly; in the same manner, many new port features can be added. Once the intelligence of the system port is centralized, it is but a next-logical-step to add to this intelligence in an effort to further lower the cost-per-port. For example, registers for dialpulse analysis and digittracking, with associated senders for digit outpulsing, can be made implicit within the processor either on a per-port basis or on a "poll" basis. Traffic metering for the ports can also be provided by the preprocessor as can some deferred features such as Message Registration. The real-time preprocessor is situated between the PCM port groups and the common control and consists of a number of microport control (MPC) circuits in a distributed control fashion. These MPC's are on a one-to-one correspondence with the PCM port groups in the I/O ports section and operate independently of each other. Each PCM port group in the system has been optimized in accordance with a preferred embodiment to forty-eight distinct ports by mechanical constraints and other system considerations; however, this should not be limiting to the application of smaller or larger groups. Consequently, each MPC, in turn, has also been optimized to work with forty-eight ports (although this is by no means a limitation). Each MPC is comprised of a standard off-theshelf microprocessor, port interface and control circuitry, and CPS interface circuitry.

Physically, one MPC is mounted with its associated forty-eight ports in a port group. From both electrical and mechanical points of view, this is the optimum configuration. Consequently, MPC's are added to the system only as the associated forty-eight port blocks are added, thereby supporting the cost-effectiveness of the approach. Since the number of ports controlled is relatively small, redundant MPC's are not provided. This adds to the costeffectiveness of the approach. To maintain efficiency of operation, the MPC's cannot communicate directly with one another, but do so only by way of the central processing unit (CPU) residing in the common control. It is therefore the responsibility of the CPU to monitor and keep track of MPC status. Indeed, the MPC is not allowed to make transitions from one call state to another without the knowledge and permission of the CPU. This assures that the CPU has complete knowledge of all calls at all times as well as complete control. For example, if the MPC detects a release (abandoned call) in the midst of indialing on a particular port, it must so inform the CPU and receive instructions before responsive action can be taken. The system provides for both DID and DOD traffic; while, signaling to and from the exchange may be by tone dial multifrequency, dial pulsing, or toll multi-frequency as required by the connecting line equipment and associated network switching center. Only standard station instructions are required for use with the system to exercise features, assuring that the system will not inherently carry with it the limitation of operating only with specifically designed station equipment. Special system features can be activated under class-of-service control by dialed or keyed digits, hook-flash, or both. Multi-feature instruments such as key systems or electronic telephones can be connected as desired.

One of the advantageous features of the present invention resides in the fact that attendant consoles connect to the system by means of multiplexed data links thereby requiring a minimum of cabling. As a result, the consoles can be located any distance from the switching equipment and may derive their power either from the system power or from sources at the location of the attendant console. Only three pairs of wire, aside from power, are required to connect any given attendant console to the switching equipment. One pair is used for attendant-voice transmission while the remaining two pairs are used for data to and from the console. No special handling is required for routing the data lines to the consoles. Remote location of a console is, therefore, limited only by the power source, if carrier or similar transmission aids are employed. The advantages of such remote location of the operator complexes are numerous. For example, the offices of different customers within an office building may be serviced by a single PABX system, with an operator complex being located in each customer office. In this way, a separate switching system would not be required for each customer, and by providing a PABX system of sufficient size within the building, the number of stations allocated to each customer could be specifically tailored to the needs of the customer. In addition, as a customer requires additional stations, such stations can be simply provided from the centrally located system. Of course, this concept can be expanded to a complex of buildings or to a given geographical area.

The electrical control portion of the operator console is divided into two parts consisting of a send control system and a receive control system. The send control system is provided for the multiplexing of data concerning key transitions for modulation by a modem and transmission on the link between the console and the switching system. The receive control system provides for decoding of messages from the common control received on the link to the operator console and demultiplexed by the modem. These messages include control signals for key lamp and alphanumeric display control as well.

In the send control system, each key function is scanned once every two milliseconds to determine its current condition (open or closed). Each time a key is addressed, its current condition is compared with a status readout of a random access memory (RAM) whose address is the scanner position. This status consists of three bits which combine with the current key condition to generate a new status, which is then stored in the RAM before the scanner advances. The algorithm which is used in the decoding of a key status information requires four consecutive same key conditions to be sensed after a change of state before the transition will be recognized as valid. If no transition is detected, the scanner advances to scan the next key. If a transition is detected, the scanner stops and a message including the key transition data is formulated by a message serializer, which accepts the scanner position (key address) and an indication of the type of transition that has occurred (open to closed or closed to open). However, the operator console is not an intelligent terminal insofar as the function of the keys thereof are concerned. Each key has an address and a condition (opened or closed) only, the function assigned to each key being known only to the common control of the system. These assigned functions are stored in memory in the common control, so that the function assigned to any key is not permanent, but may be easily changed by merely reversing the function data stored in memory in conjunction with that key. This permits key assignment on the console to be an option with the customer. In providing a conference circuit within the system which most efficiently utilizes the available conference lines in providing a range of conference of sizes between three and ten parties, the available lines to the conference circuit are combined into groups of reasonable size which may be expanded in accordance with another feature of the present invention by combining groups to form conferences of larger or intermediate size. For example, by providing conference circuits having four or eight party capabilities, various combinations of these circuits can be effected to produce six and ten party conferences by merely joining groups of conference circuits in the same conference connection by simple time slot interchange within the system. In this way, smaller size conference circuits which may be more practical from the demands of the system are provided while also making possible less frequent conferences of larger size. One of the further features of the present invention resides in the logic circuitry included in each port group or preprocessor which automatically senses the port type upon connection of the port circuit card thereto and communicates this information to the central processing unit. In this way, port type information is automatically provided to the common control thereby reducing otherwise necessary man/machine communications to provide this information and also serving as a verification on the man/machine inputs.

It is a general object of the present invention to provide a digital private automatic branch exchange which is based upon distributed control concepts and modular design.

It is a further object of the present invention to provide a system of the type described having a highly modular expansion concept. It is a further object of the present invention to provide a system of the type described in which the preprocessing is implemented on a distributed basis, thereby providing Improved flexibility in implementing features as well as accommodating, without significant redesign, the use of different central processing units.

It is still another object of the present invention to provide a system of the type described in which attendant consoles and port groups may be located at any distance from the common control and transmission switching equipment so as to make the system available to use by multi-offices or in multi-building complexes.

These and other objects, features, and advantages of the present invention will become more apparent from the following detailed description of various exemplary embodiments of the present invention, when taken in conjunction with the accompanying drawings, in which:

Figure 1 is a simplified block diagram of a digital private automatic branch exchange embodying the principles of the present invention; Figure 2 is a block diagram illustrating a distributed centralized control system;

Figure 3 is a block diagram illustrating a distributed, decentralized control system;

Figure 4 is a schematic diagram of the call data flow illustrating the interrelations between hardware and software in the system of Figure 1; Figure 5 is a schematic diagram illustrating the program control plan for the program controlling operation of the microport control in the system of Figure 1;

Figure 6 is a schematic block diagram of a digital private automatic branch exchange forming a preferred embodiment of the present invention;

Figure 7 is a simplified block diagram of the audio transmission path in the system of Figure 6;

Figures 8 and 9 are schematic circuit diagrams of an exemplary line circuit embodying principles of the present invention;

Figure 10 is a timing diagram illustrating various signals occurring in a typical line circuit during the originating and terminating modes of operation;

Figure 11a is a schematic block diagram of the microport control;

Figures lib and lie are schematic diagrams of the memory layout of the ROM and RAM, respectively, in the microport control;

Figure 12 is a schematic block diagram of the memory portion of the microport control;

Figure 13 is a schematic block diagram of the control portion of the microport control;

Figure 14 is a schematic diagram illustrating the communication between the microport control and the respective ports connected thereto;

Figure 15 is a schematic circuit diagram of the status and port register control in the microport control;

Figure 16 is a schematic circuit diagram of the port interface circuit in the microport control; Figure 17a is a schematic circuit diagram of the microprocessor unit and ACIA along with associated circuitry in the microport control;

Figure 17b is a schematic diagram of the registers associated with the ACIA: Figure 18 is a schematic diagram of the transmission data forwarded to and from the microport control and the common control;

Figure 19a is a schematic diagram of the reset and load signals received in the microport control; Figure 19b is a schematic diagram of the contents of the message register forwarded to the common control;

Figure 20 is a schematic diagram of the message register in the microport control;

Figure 21 is a schematic circuit diagram of the message register in the microport control;

Figure 22 is a schematic circuit diagram of the reset and sync control circuit in the microport control;

Figure 23 is a schematic diagram illustrating the format of the messages forwarded from the common control to the microport control;

Figure 24 is a schematic diagram illustrating the format of the messages forwarded from the microport control to the common control;

Figure 25a is a schematic diagram of the microport control software organization;

Figure 25b is a schematic diagram of a typical operating superframe of the microport control;

Figure 26 is a schematic diagram illustrating the relationship between the various microport controls and the microport control interface;

Figure 27 is a schematic block diagram of the bus buffer;

Figure 28 is a schematic block diagram of the microport control interface; Figures 29 through 41 are schematic circuit diagrams of various circuits forming the microport control interface;

Figure 42 is a schematic block diagram of the interrupt encoder;

Figures 43 through 56 are schematic circuit diagrams of the various circuits which make up the interrupt encoder; Figure 57 is a schematic block diagram of the system TDM data transmission;

Figure 58 is a schematic block diagram of the digital transmission network as embodied in the system of Figure 6; Figure 59 is a schematic block diagram of the data conditioner;

Figures 60 through 66 are schematic circuit diagrams and waveform diagrams relating to the various circuits which make up the data conditioner; Figure 67 is a schematic block diagram of the matrix switch;

Figures 68 through 79 are schematic circuit diagrams, waveform diagrams, and schematic diagrams relating to the detailed circuits of the matrix switch; Figure 80 is a schematic circuit diagram of the differential transmission gates in the controller;

Figure 81A is a schematic circuit diagram of a portion of the peripheral data bus buffer in the controller;

Figure 81 is a schematic circuit diagram of the CPU command decoder in the controller;

Figure 82 is a waveform diagram of the timing and control signals in the controller;

Figures 83a, 83b, 83c, and 83d are schematic diagrams illustrating the format of the various messages transmitted between the controller and the central processing unit;

Figure 84 is a schematic circuit diagram of the matrix data store;

Figure 85 is a schematic circuit diagram of the matrix switch address and controller command store in the controller; Figure 86 is a schematic circuit diagram of the matrix data-out store;

Figure 87 is a table illustrating the various commands from the controller which operate the matrix switch;

Figures 88 and 89 are flow diagrams illustrating the operation of the controller; Figure 90 is a schematic block diagram illustrating the operator complex and associated common control circuits;

Figure 91 is a schematic block diagram of the attendant I/O circuit; Figure 92 is a schematic diagram illustrating the contents of the status register in the attendant I/O circuit;

Figure 93 is a schematic diagram of the contents of the register and format of the messages supplied to the data-toattendant register in the attendant I/O circuit; Figure 94 is a schematic diagram of the register contents and data format of the message supplied to the data-fromattendant register in the attendant I/O circuit;

Figure 95 is a schematic diagram of the contents of the control-to-attendant audio register in the attendant I/O circuit; Figures 96 through 106 are schematic circuit diagrams of the various circuits which make up the attendant I/O circuit;

Figure 107 is a schematic block diagram of the control system of the operator console;

Figure 108 is a schematic block diagram of the send control system in the operator console;

Figures 109 and 110 are schematic circuit diagrams of the send control system;

Figure 111 is a table of key memory states and transitions; Figures 112 and 113 are waveform diagrams of various signals appearing in the circuits of Figures 108 through 110;

Figure 114 is a schematic block diagram of the receive control system of the operator console;

Figures 115, 116, and 117 are schematic circuit diagrams of the receive control system;

Figures 118 and 119 are waveform diagrams of various signals appearing in the circuits of Figures 114 through 117;

Figure 120 is a schematic block diagram of the control portion of the attendant audio circuit; Figure 121 is a schematic circuit diagram of the audio portion of the attendant audio circuit;

Figure 122 is a simplified conference diagram of the digital conference circuit;

Figure 123 is a schematic block diagram of the digital conference circuit;

Figure 124 is a waveform diagram illustrating the various signals in the digital conference circuit;

Figure 125 is a schematic circuit diagram of the input data register, input data latch, expander and input RAM in the digital conference circuit;

Figure 126 is a schematic circuit diagram of the sign bit processor in the digital conference circuit;

Figure 127 is a logic truth table relating to the operation of the sign bit processor; Figure 128 is a table indicating the memory locations for the storage of the conference channels in the input RAM of the digital conference circuit;

Figure 129 is a schematic circuit diagram of the arithmetic logic unit, ALU RAM and ALU LATCH in the digital conference circuit;

Figure 130 is a flow diagram describing the operation of the arithmetic processing portion of the digital conference circuit;

Figure 131 is a schematic circuit diagram of the gain control register, compressors and parallel shift registers in the digital conference circuit;

Figure 132 is a schematic circuit diagram of the gain control processor in the digital conference circuit;

Figure 133 is a truth table explaining the operation of the gain control processor;

Figure 134 is a schematic circuit diagram of the data control counter, multiplexer, and output RAM in the digital conference circuit; and

Figure 135 is a schematic diagram illustrating the manner in which conference groups are combined in accordance with the present invention. INDEX

Title Pase

A. General System Description 19

B. Exemplary Preferred Embodiment 30

1. The Port Circuits 40

2. The Microport Control 48 3. The MPC Software 76

C. The Common Control 80

1. The Bus Buffers 81

2. The Microport Control Interface 83

3. The Interrupt Encoder 98

D. The Digital Transmission Network 116

1. The Data Conditioner 121

2. The Matrix Switch 127

3. The Controller 139

E. The Operator Complex 149 1. The Attendant I/O Circuits 153

2. The Attendant Console 169

3. The Attendant Audio Circuit 190

F. The Digital Conference 193

A. GENERAL SYSTEM DESCRIPTION

The basic principles of the present invention are illustrated in Figure 1, which is a simplified block diagram of a digital private automatic branch exchange. As seen in this figure, the system includes a plurality of PCM port groups 1 - 4, each port group being formed by a plurality of ports, which may consist of line circuits, trunk circuits, operator line keys, etc. With each port group there is provided a pulse code modulation circuit which serves to convert voice signals to an eight bit PCM signal and also to multiplex signals received from the ports associated therewith for transmission on a multiplex highway as serial data. Multiplexed data in serial form received from the multiplex highway is also converted from eight bit PCM to voice frequency, demultiplexed, and applied to the appropriate port by the pulse code modulation circuit. Suitable filtering of signals to preserve quality of transmission for both outgoing and incoming data signals is also provided.

The system also includes one or more conference/attendant audio circuits 5 and 6 which permit the establishment of conference connections through the system and also provide an interface to the system for the operator consoles 16 and 17. Thus, the conference connections and attendant positions are provided as port appearances so as to appear similarly and be controlled in the same manner by the system as the line circuits and trunk circuits. Associated with the port groups 1 - 4 is a preprocessor system comprising a plurality of individual microport controls 7 - 12 which handle all of the localized, real-time events for the respective port groups 1 - 4 including line administration, monitoring and control. Each microport control scans the ports of the port group with which it is associated, detecting line conditions and maintaining in memory an updated status of the condition of each port in the port group.

Interconnection between the ports, conference circuits, and attendant audio circuits are effected through a selected one of the transmission time slot interchange networks 13 - 15 to which the port groups 1 - 4 are connected by multiplex highways PGH1-PGH4 and which provide for time division digital switching under control of a call processing system 18, which may take the form of a conventional general purpose computer. All transmission paths are established by a time slot interchange using cross-office time slots on a crossoffice highway based on conventional digital switching techniques. The call processing system 18 communicates with the transmission time slot interchange networks 13 - 15 via a controller 21 connected between the CPU bus and a controller bus extending to the respective transmission networks. On the other hand, communication between the call processing system 18 and the respective microport controls in the preprocessor system is effected by a preprocessing interface circuit 20, which is connected to the call processing system 18 via the CPU bus and with the microport controls 7 through 12 via a time division control link. Also associated with the call processing system 18 via the CPU bus is a bulk storage 19 forming the main memory for the system 18 and a maintenance system 23, which performs the maintenance functions with the system.

The system includes various input/output interface circuits, such as the circuit 22, which provides for communication between the call processing system 18 and the conference/attendant audio circuits 25 and 26 for controlling conference functions. In addition, an attendant data input/output interface circuit 24 provides for communication between the call processing system 18 via the CPU bus and the respective attendant consoles 16 and 17.

In describing the operation of the system of Figure 1, it will be assumed that subscriber A is seeking to communicate with subscriber B, who is also within the same system; however, the same procedure applies to connection of subscriber A to a trunk circuit for calls going out of the system.

The microport control 7 scans the various ports associated with port group 1 on a continuous basis looking for off-hook conditions, monitoring dial pulses and line conditions and storing these signals as well as the status of each port. Thus, the various ports of the port group 1 may be inactive, in a dialing condition or in a talking state at the time subscriber A goes off hook. When the offhook condition is detected, dial tone is returned to subscriber A through the port group 1 and the subscriber may then commence dialing. By monitoring the line conditions of the ports associated with port group 1, the microport control 7 detects the dialing signals generated by subscriber A, stores the accumulated signals and converts them to dialed digits identifying the destination of the call.

These dialed digits are to be forwarded to the call processing system 18 over the time division control link and through the pre-processing interface circuit 20 to the CPU bus. In this regard, the microport control 7 may wait until all dialed digits have been received, or it may forward digits to the CPU 18 as they are received individually or in combinations. How this is done is determined by the CPU based on its availability. The preprocessing interface circuit continually scans the microport controls 7 - 12 and serves as a demultiplexer of the signals received on the time division control link from these circuits as well as an interface for the control signals and data forwarded from the CPU 18 to the microport controls.

Based on the dialed digits received from the microport control 7, the CPU 18 performs the necessary translation to determine the equipment number of the port to which subscriber A is to be connected. That destination port may be a line circuit for an internal call, a trunk circuit for an outgoing call, or an attendant via an attendant audio circuit; however, in the present example, the port is the line circuit of subscriber B. Ringing is applied to B's line bythe called microport control 7 at this point and ringback tone is returned to party A. The CPU 18 assigns a cross-office time slot to the call and forwards this assignment via the CPU bus and the controller 21 to the time slot interchange networks 13 and 14, which then interconnects port group 1 with port group 4 over the cross-office highway at the assigned times within the recurring time frame according to conventional digital switching techniques. In this regard, it should be noted that the parties are not interconnected until all supervisory tasks have been completed. The port group 1 converts the voice signals from subscriber to eight bit PCM and multiplexes this data on the port group highway PGH1 along with voice PCM data from other ports forming part of port group 1. The data from subscriber A is then switched through the time slot interchange networks 13 and 14 and applied on port group highway PGH4 to port group 4 where the data is demultiplexed, converted to voice frequency and applied to the subscriber B line.

The bulk storage 19 connected to the CPU 18 via the CPU bus., in addition to providing the memory necessary to store program instructions and data for CPU operation, serves as a program backup where a volatile memory is used, providing for memory loading and program interchange.

As can be seen from Figure 1, the present invention provides a stored program system which uses time division digital switching networks as the transmission medium with control being centered on a twolevel hierarchical network of digital processors. Common control functions including control over transmission switching, all necessary translation of data and regulation of general system features is effected by the call processing system 18 which is provided in the form of a central processing unit of the general purpose computer type. On the other hand, satellite microprocessors provide for all preprocessing of localized, real-time events for port and service circuits with a microport control being associated on an individual basis with each port group and service group. Such a division of control within the system provides the advantage of eliminating total system failure upon failure of the preprocessing circuitry associated with any given port group, and thereby also eliminates total redundancy requirements in the common control portion of the system. A further advantage of this two-level hierarchal approach to control functions is that the central processing system may be of a general purpose type while relatively inexpensive microprocessors are utilized for the microport controls. In addition, this arrangement allows one microporcessor group to be programmed differently from the other groups for special features providing increased flexibility in the system.

The microport controls 7 through 12 operate completely independently of one another, communicating only with the call processing system 18, the microport control acts as the slave and the call processing system operates as the master. Thus, when access to the central processing unit is desired, the microport control indicates its status to the preprocessing interface circuit 20 so that the call processing system 18 in its surveilence of the status of the microport controls 7 - 12 can determine that its services are required and selectively authorize the transfer of data from the microport control to the CPU bus. In this regard, the preprocessing interface circuit 20 continuously scans the microport controls 7 - 12 and stores the status information received from each microport control for the information of the call processing system 18. The call processing system 18 may then communciate with the microport control through the preprocessing interface circuit 20 to obtain information therefrom concerning the. ports in the port group associated therewith and to initiate control functions as necessary to effect time slot interconnection of selected ports or service circuits through the transmission time slot interchange networks 13 - 15. In this regard, the controller 21 controls and monitors the digital transmission network in accordance with the call processing system commands and provides feedback of network status to the call processing system upon request.

The use of a preprocessing system for handling real-time events for port and service circuits lends itself to the type of distributed control which can effectively provide at low cost relatively small systems as well as large systems. The control system for distributed control can be implemented in two ways, as seen in Figures 2 and 3. Figure 2 illustrates a distributed centralized control system in which a data link interconnects the central processor complex of a pair of subsystems permitting interchange of the control data, as well as interconnection of the respective transmission highways. On the other hand, Figure 3 illustrates a distributed decentralized control arrangement in which the respective subsystems are interconnected through selected port groups by a digital data link. Both applications employ the same basic concept and only differ in their interconnection with each other. Therefore, greater modularity is obtained without sacrificing the low-cost advantage of the system and the feature capability.

Since each microport control has decision-making capability, all minor decisions with respect to the ports are made by the microport control. All decisions that have to do with the system network, as well as translation and the data base, are handled by the call processing system (CPU). The microport control works with the real-time data so that the main central processing unit is thus relieved of the harsh realtime demands it would normally face if it were to control a large switching system. Each microport control gets a real-time interrupt spaced five milliseconds apart and uses this clock interrupt to schedule its workload. The microport control software essentially requires programs in sequence and includes an interrupt-handling program which decides what type of work is due in the current five millisecond time frame. After this decision is made, control is transferred to a port-group input/output program to update the port. Once the port group input/ output program is completed, the control is advanced to a scanning program. The control thus keeps transferring to various programs as required by the state of the ports. With the next five millisecond interrupt after the last program is executed, the control is returned to the interrupt-handling program.

The software structure in a switching system is intimately interwoven into the hardware design and it is the hardware which recognizes the stimulus from the environment. A call originates when a port circuit recognizes an off-hook or seizure condition. This fact is immediately known by the hardware, directly connected to the port, and relayed to the mechanism which has control of connecting stations to stations. When a microport control finds a supervisory event requiring action, the equipment number corresponding to the port and the event code are entered into a hardware queue. Thus, off-hook is recorded in the microport control. Processing the call from this point on requires the software contained within the call processing system 18.

The attendant has access to the call processing system 18 via a data link which is separate from the network. It is, in effect, a direct link to the call processing system software, passing from an attendant hardware interface to an internal software queue, using an interrupt technique. From one of the two sources, station or attendant, all call-related internal stimulii is made available to the software for processing.

The call data flow in Figure 4 shows the interrelations between hardware and software in the system. All software is organized around this processing structure. The software within the call processing system is organized under an executive program controlling the various, functions under it in a set timed cycle. The function of the executive program is to perform system loading, system initialization, file management, memory menagement, process interrupts, process input/ output functions and schedule paths.

When the system is initialized, a boot strap routine loads the executive program which in turn loads the rest of the system. Once the system is loaded, an initialization module puts the system in a known state after which call processing may commence. An interrupt control and processing is handled by the executive program. A realtime clock interrupts the system at periodic intervals to increment the main schedule-loop timer. When the timer reaches the limit for the main schedule loop, the executive program can reinitiate the task scheduler.

The executive program gives control to the functions in the following order. First, the attendant call process (ACP) is allowed to process until it completes its work. Second, the port call process (PCP) is given control and attempts to complete its work; however, if time runs out, the control may pass back to the attendant call process at an appropriate point. The last function scheduled by the executive program is either on-line maintenance or data-base administration, if there is any time remaining in the timed cycle. The on-line maintenance function is the function normally scheduled while data-base administration is scheduled, on demand only. Regardless of the function scheduled, it runs to completion but is suspended at the end of the timed cycle and remains in a suspended state until all attendant call process and port call process work has been completed, in the newly initiated timed cycle. To continue processing the call, the port call process requires access to three basic elements of the system. These elements are the microport control, where some transient information about the call is stored, the network memories, where current network setup information is stored, and the translation data base where semi-permanent station information is stored. The procedures used to access these elements are software "calls" to the utilities shown. The more complex, but common uses of these elements involve both an intermediate level, which is shown in Figure 4 as a subtransition level, and the utilities to decide which must be done for the call and to cause the required action to be performed. The port call process always places the network-microport control combination in a stable (although possibly temporary) state before it allows control to pass back to the executive program. Control is passed between the executive program and the port-call process until the hardware queues are empty. During the course of completing a call, the port call process will be called upon to move the call from one stable state to another many different times.

In the course of processing a call, the port call process may determine that an attendant is required for the completion of the call. To provide this service, the port call process transitions the call to a stable state and places the equipment number of the station in the incoming attendant call queue for processing later by the attendant call process. To properly schedule event action, a program control plan, as seen in Figure 5, is implemented. Processes are incremented each time a real-time clock interrupts the system. Each time the timer reaches a predetermined limit, scheduling reinitiates the highest priority job. The main schedule loop time is selected to minimize the processor time required to scan for nonexistent events while not introducing an unacceptable delay in the processing of an event. The number of events processed during a loop through the main schedule loop at peak hours can provide a measurement of system efficiency while excessive overloading could indicate either a hardware fault or indicate the need for selective shutdown of equipment.

The highest priority job scheduled in the main schedule loop is the attendant call process. This task performs all processing of console or port initiated attendant related features. On completion of the attendant call process, the port call process is scheduled. The port call process determines if port related events have occurred, and if so, performs the appropriate translation routine to move the call record to the next transition state. Any time remaining in the main schedule loop is allocated to data base administration or on-line maintenance tasks.

The general system scheme of the present invention has been described in connection with Figures 1 - 5. However, for a more complete understanding of the many detailed features of the present invention, description will now be made of an exemplary embodiment which. implements this basic system scheme.

B. EXEMPLARY PREFERRED EMBODIMENT

Figure 6 illustrates an exemplary preferred embodiment in which the modular concept of the present invention is prominent. The working system at its minimum configuration requires only three basic elements. First, a port group 100 which contains the system input/ output circuits designed to accommodate up to forty-eight universal ports. Second, a common control cell 101 which contains the central processing unit (CPU) and auxiliary common control circuits, peripheral circuits, and interfaces. Third, a miscellaneous cell 102 which contains service circuits and a maintenance controller.

In the system of Figure 6, there are provided twenty port groups 100 each accommodating forty-eight universal ports 104 which may be provided as line or trunk circuits in any combination, as required. The only restriction in accordance with one aspect of the present invention being that they must be equipped in multiples of common type, for reasons which will be described in greater detail hereinafter in connection with description of the line and trunk circuits. The port group 100 further provides two twenty-four channel PCM carrier circuits 105 and 106, and a microport control 110.

The universal ports 104 accept a line or trunk circuit which separates supervision data from the transmission path and isolates the line or trunk by use of a hybrid which converts the two-wire transmission path to a four-wire path. The PCM carrier circuits 105, 106 each perform continuous duplex processing on the voice transmission paths of a respective group of twenty-four associated ports in each port group 100. The port group highway PGH routes the duplex twenty-four channel PCM carrier signals to and from the common control cell 101 at the clock rate, for example, of 1.54 MHz.

The microport control 100 may be provided with a conventional microprocessor, such as the MC 6800 microprocessor manufactured by Motorola, Inc., of Chicago, Illinois. The function of the microport control 110 is to administrate supervision data for all forty-eight ports which are accessed sequentially one pair at a time by twenty-four strobe lines extending from the microport control 110 to the ports 104, odd and even ports 104 having separate sense and command data busses to the microport control 100, which supervises all critical real-time events and only communicates with the central processing unit (CPU) when system level processing is involved.

The common control 101 is dominated by the central processing unit 130 with its control programs and data base stored in random access memory 132. The central processing unit 130, which may comprise the PDP 11/40 or LSI-11 general purpose computers manufactured and sold by Digital Equipment Company of Maynard, Mass., or other general purpose computers with applicable cross assembling techniques, communicates with nearly every device in the common control by way of the CPU bus, an interrupt encoder 125 and a peripheral bus PB. The CPU bus and peripheral bus include parallel data/addresses, device control, and interrupt lines. The interrupt encoder 125 implements the interrupt Organization of the peripheral bus and thereby minimizes the number of devices directly connected on the CPU bus. In this way, the central processing unit 130 may be replaced by any other general purpose computer, without requiring major changes to the peripheral circuits by which the central processing unit interfaces with the remainder of the common control and with the microport controls 110 in the port groups 100.

The interrupt encoder 125 establishes the priorities for access to the central processing unit 130 and generates vectors for peripheral interrupts to the CPU. The interrupt encoder 125 also provides the real-time clock and a short program for boot strap loading of the software program, the boot strap program being stored in a read only memory that will not be erased by a system outage. The maintenance interface 128 handles the input and output of data and controls for maintenance control in the system. A TTY control 138 terminates the CPU bus and converts data on the bus to TTY compatible signals and viceversa in the well-known manner.

The peripheral bus interconnects various devices to the CPU bus by way of the interrupt encoder 125. One such device is the data link 143 which handles the exchange of call data between redundant common controls in a distributed centralized control arrangement of the type described in conjunction with Figure 2. The MPC interface 120 is also connected to the peripheral bus and handles communication between each microprocessor in the microport controls 110 of the respective port groups 100 and the central processing unit 130. Bus buffers 118 serve to buffer the communication between the common control 101 and the port group 100 and miscellaneous cell 102.

A plurality of attendant data input/output circuits 145 are provided in the common control to handle the data transfer between the CPU 130 and the attendant consoles. The input/output circuits 145 provide direct access from the attendant console to the common control and the CPU software. The common control also includes digital conference circuits 140 which provide for conference connections in association with the attendant data input/output circuits 145. The digital transmission network 135 is a time divided, digital switching network in which transmission paths are established by time slot interchange using cross-office time slots on cross-office highways to effect interconnection between the ports 104 and between ports 104 and service circuits 103 in the miscellaneous cell 102. Data interchange through the digital transmission network 135 is effected under the control of a controller 132 which controls the digital transmission network 135 in accordance with the central processing unit 130 commands and provides feedback of network status to the CPU in response to requests. The miscellaneous cell 102 is similar to a port group 100, but the PCM channels of the miscellaneous cell are dedicated to internal service functions of the system and the operator complex. The microport control 111 in the miscellaneous cell 102 supervises the service circuits 103. Such service circuits may be any required combination of dial tone multi-frequency sender, dial tone multi-frequency detector, multi-frequency sender, multi-frequency detector, etc. In addition to the service circuits in the miscellaneous cell, a number of ports associated with each PCM carrier circuit are designated as attendant audio ports. Other ports are used by the tone plant 112 which provides necessary tones and a test port 113 for maintenance control.

Also included in the miscellaneous cell 102 is the attendant audio circuit 115 which provides an interface for the data and audio input/output from the attendant console. The attendant audio circuit 115 has a special four-way conference capability with source, destination and line port appearances at the pulse code modulation circuit 107, 108 in the miscellaneous cell 102.

In operation of the system of Figure 6, the microport controls 110 in each port group 100 scan the ports 104 in pairs by applying strobes simultaneously to an even port and an odd port over the strobe buses SB1 and SB2, each comprising twenty-four lines. In return, the states of the pair of ports being strobed is provided to the microport control 110 on the sense/command buses SCB1 and SCB2, which states are stored and compared with the previous state of the ports to detect off-hook, dialing, flash, release, and other lineconditions. In addition, various command, such as ring trip, etc., may be forwarded to the ports of the buses SCB1 and SCB2 from the microport control 110 under control of the CPU in the common control 101. As the microport control 110 detects line conditions or accumulates dialing signals in connection with the ports associated with its paritcular port group 100, as a result of its regular scanning operation, which conditions and signals are to be forwarded to the common control 101 to initiate action by the CPU, it indicates in one of its registers that such data is available for transfer to the common control. Each of the twenty microport controls 110 is scanned in a repetitive sequence under control of the MPC interface 120 to determine if a priority request has been generated within the microport control 110 indicating that communciation with the CPU is desired for some reason, such as the transfer of this data thereto. If such a priority request has been detected by the MPC interface, it temporarily stops its scan and signals the microport control which generated the request to transmit data over the control and data link to the bus buffers 118. This data may comprise, for example, a dialed subscriber number or an off-hook condition, which is received by the MPC interface, converted from serial to parallel form, and stored in preparation for forwarding to the CPU.

The CPU periodically scans the MPC interface applying a shift out and a strobe signal thereto to effect a parallel transfer of the data stored therein through the interrupt encoder 125 onto the CPU bus to central processing unit 130. Assuming the data is an off-hook condition requiring connection of a service circuit 103 to the originating port, the CPU will forward to the controller 122 time slot assignment for switching the port 104 through the digital transmission network 135 to a service circuit 103 in the miscellaneous cell 102 for Touchtone application, for example. Dial tone will then be forwarded to the originating port 104 from the service circuit 103 and the subscriber may commence dialing.

The dialing signals will be detected by the microport control 110 and forwarded to the CPU via the control and data link, bus buffer 118, MPC1 interface 120, peripheral bus PB, interrupt encoder 125, and the CPU bus. The CPU will translate the received dialing signals to an equipment member, which may identify a port, conference circuit or attendant, for example, and assign a cross-office time slot to effect connection of the originating port through the digital transmission network to the proper destination under control of the controller 122.

The transmission channel for audio and supervisory information can be extended from port-to-port, port-to-service, port-to-attendant, or port-to-conference circuit, as seen in the simplified block diagram of the transmission path in Figure 7. In connection with this figure, a port is understood to mean a line or trunk circuit.

Referring to Figure 7, the transmission channel operates in duplex mode in that simultaneous but separate sending and receiving paths are established through the system for each two-way connecting. Port circuits 104 are equipped with hybrid networks 107 to convert twowire talking paths (tip/ring) to the four-wire paths (send/receive) required by the pulse code modulation converter 105, 106. The send and receive paths of a transmission channel are parallel but functionally reciprocal. The send path of the calling party is connected to the receive path of the called party and vice-versa.

As can be seen from Figure 7, a port-to-port transmission channel is the time divided equivalent of the conventional talking path through the system. The transmit portion of the path through the pulse code modulator 105, 106 includes a low pass filter 105a which limits the audio frequency signal to less than 3200 Hz, the effective range of the normal voice band. The twenty-four channels are then sampled sequentially at 8000 times per second to generate a pulse-amplitudemodulated multiplex signal in the multiplexer 105b connected to the output of a low pass filter 105a and the multiplexed signal is then supplied to an analog-to-digital converter 105c wherein each pulse of the analog PAM signal is quantized to a serial eight-bit digital word. A nonlinear digital code conforming to the standard U-225 logarithmic companding law is used to optimize transmission quality. The digital information is then placed on the transmit side of the port group highway PGH to the common control 101.

In the common control, the PCM information words are converted from serial format to parallel format by a converter 121. The digital switching network 135 then effects the necessary time slot interchange by switching the information word through a time-divided matrix. A duplex transmission path provides sixteen parallel bits (send word plus received word) in two separate paths to be interchanged per time slot. Parallel-to-serial conversion is then effected so that the parallel format of the information word is converted back to the original PCM serial format by a converter 123 and placed on the receive side of the associated pulse group highway PGH.

In the receive channel of the pulse code modulator 105, 106, the digital PCM information is restored to an analog pulse amplitude modulated signal by a digital-to-analog converter 105f. This converted signal is then applied to a demultiplexer 105e wherein the individual PAM pulse is gated out on the receive side of the designated transmission path. Low pass filtering by filter 105d at the output of the demultiplexer provides a cutoff frequency of approximately 3600 Hz, so that the sampling frequency and pulse frequencies of the system are blocked. The original voice messages are thereby received by the port circuit.

A port-to-service circuit transmission channel is also extended temporarily during the establishment of a call as seen inFigure 7. Service circuits 103 are connected when application of supervisory tones is required. The transmit side of a channel can broadcast to any number of other ports in the system. This means that any number of independent transmission paths from ports to transmitting services, such as the tone plant can exist simultaneously.

A port-to-attendant transmission channel is a port-to-port transmission channel extended by way of the attendant audio circuit 115 in the miscellaneous cell 102. The attendant audio circuit 115 is basically a four-way conference network which provides access to source, destination, and line ports from the attendant console 116. The conference network is controlled by analog gates commanded by the associated attendant data input/output circuit 145 in the common control.

A port-to-conference circuit transmission channel is shown in Figure 7 as including the elements of the basic port-to-port transmission channel, but each conference party is interfaced with the appropriate channel of the digital conference circuit 140. The voice information transmitted by the conference parties is added digitally, and echos and oscillation are prevented by subtracting each party's voice information from the conference information they receive. The twenty-four channels of the digital conference circuit 140 are arranged into four 4-party and one 8-party conference. As will be described in greater detail in connection with the digital conference circuit 140, the conference circuits can be interconnected for larger conferences.

1. The Port Circuits

The port circuits serve to terminate a subscriber's line or a central office line (trunk) at the system and provide the means of connecting the telephone instrument or central office equipment with common switching equipment, enabling a subscriber to either originate or receive a call through the system.

Figure 8 illustrates a typical line circuit which forms the interface between the subscriber's line and the digital branch exchange. It includes all of the standard features which allow a subscriber to either originate or receive calls through the system and operates under the control of the microport control by means of a logic interface, such as illustrated in Figure 9. Thus, as seen in Figure 8, the line circuit includes a ringing relay R, a sleeve relay SLV, a ring trip relay RT, and a bridge relay CB, which are part of every line circuit. In addition to providing a path for normal call data through the line circuit, the ringing and sleeve relays, together, are used to apply and interrupt ringing voltage to the line. The sleeve relay SLV also has a contact which may be used as a busy indication for traffic monitoring. The ring trip relay RT is used to detect ring trip.

After being switched through the ringing relay R, the tip T and ring R leads are terminated in the basic audio interface circuit which allows signals on the bidirectional tip T and ring R leads to be transferred to unidirectional transmit and receive lines SD and RD to and from the associated filter circuits in a time-division multiplex circuit 105, 106 to which the line circuit is connected. As seen in Figure 8, the basic audio interface comprises a typical two-to fourwire hybrid circuit 132.

The CB relay in the battery feed section of the line circuit performs the standard loop sensing and dial pulse repeating functions in the originating mode of operation which are characteristic functions of the line circuit. Thus, talking battery TB is connected through the CB relay to the tip T and ring R leads to form a loop to the subscriber equipment, so that with sufficient loop current as an indication of an off-hook condition, the CB relay operates, applying ground through its closed contacts to the CB lead which is otherwise at 5 volts positive potential. As seen in Figure 10, operation of the CB relay produces signal indications on the UB lead representing off-hook conditions, dialing and release. The ring trip relay RT is connected between ground and the ring lead R through contacts of the ring relay R. The RT relay provides a pair of windings B-D and A-C which are connected differentially. In addition, a capacitor is connected in series with the B-D winding so that DC loop current will be allowed to flow only through the A-C winding of the RT relay.

The SLV relay is activated by a supervisory command from the microport control 110 via the logic interface circuit (Figure 9), and when operated, serves to transfer the input of the ring trip relay RT from negative battery to ringing voltage on negative battery. The basic function of the SLV relay is to interrupt ringing upon command when the R relay is operated. In addition, operation of the SLV relay serves to connect the E and M outputs together as a busy indication which may be used by the customer for traffic monitoring. In this regard, during ringing of the line, the busy indication provided for the customer will follow the interruption of ringing.

The R relay is also activated by a supervisory command received from the microport control 110 via the logic interface circuit (Fig. 9) and when operated, serves to transfer the incoming tip T and ring R leads, from the battery feed and basic audio interface sections to a resistance ground on the tip lead T and to the output of the ring trip relay on the ring lead R. This allows ringing to be applied to the line, which is interrupted by the operation of the SLV relay.

As seen in Figure 8, with the line circuit in the idle state, the input of the hybrid circuit is shorted to provide a looparound for maintenance testing of the matrix paths. This loop is controlled by contacts of the SLV relay, which serve to remove the looparound short circuit across the primary side of the hybrid when the line circuit is in the active state.

In accordance with one feature of the present invention, four identical line circuits occupy a single line card and the line circuits on adjacent line cards are scanned in pairs by strobe signals generated in the microport control, which is connected to the odd numbered and even numbered ports by a separate four-bit sense bus and a four-bit command bus. By this arrangement, scanning is speeded up by strobing two ports at a time, and the resulting eight-bit sense and command words are handled more efficiently by the microprocessor with its eight-bit data bus. Thus, with each even and odd port pair having an individual strobe line to the microport control, when one of the twentyfour strobe lines is activated, the bus drivers on the associated port pair sends the port state and circuit type on the associated sense buses. At the same time, the data on the associated command buses is set into control latches associated with the port pair.

These logic control features are disclosed more particularly in connection with the logic interface circuit illustrated in Figure 9. As seen in the figure, the

lead from the line circuit is applied to a hex bus driver 135 which produces a pair of outputs on 1Y and 2Y which are connected to the leads SPIX1 and SPIX8 forming a part of the fourbit sense bus extending to the microport control 110. The hex bus drive is enabled by the strobe pulse

received from the microport control so as to enable the hex bus driver 135 and thereby apply on the sense leads to the microport control 110 the information provided by the

lead.

The logic interface circuit associated with each line circuit also includes a strobed latch 137, which is connected to the command bus consisting of leads

from the microport control 110 and is enabled by the strobe pulse PST. Thus, the command signals from the microport control 110 to the line circuit received on the command bus are strobed into the latch 137, whose outputs Q1 and Q2 are thereby enabled in accordance with the commands received from the microport control 110 to enable the leads SLV1 and RR1 which extend to the line circuit to control the sleeve SLV and ring R relays therein.

In the originating mode of operation, an off-hook condition at a subscriber line will effect operation of the CB relay in the associated line with a result that ground will be applied through the closed CB contacts to the output line in Figure 8 extending to the logic interface circuit in Figure 9. When the strobe pulse

assigned to the first line circuit is received in the logic interface circuit, it is applied to the associated hex bus driver 135 along with the

output from the line circuit so as to produce at the output of the hex bus driver the sense signals

and

to the microport control 110. In response thereto, after it is determined that a free register is available in the MPC, the microport control 110 will apply a supervisory command signal SPOX1 to the latch 137 in the logic interface circuit to place ground on the lead SLV1, thereby operating the sleeve relay SLV in the line circuit. This opens the short circuit across the primary side of the hybrid in the basic audio interface and completes a connection between the E and M output leads to provide busy indications for customer traffic monitoring. The microport control 110 will then signal the central processing unit CPU to effect connection of the line circuit to a broadcast port 103 in the miscellaneous cell 102 through the transmission network 135 thereby providing dial tone to the subscriber. The microport control 110 will then continue to monitor the condition of the CB relay to detect the forthcoming dialing pulses.

In the terminating mode of operation, the microport control will provide supervisory command signals

and

to the strobed latch 137 in the logic interface circuit along with the strobe pulse PS1 to place ground on the leads SLV1 and RR1, thereby operating both the ring relay R and the sleeve relay SLV in the line circuit. As already indicated, operation of the sleeve relay SLV serves to transfer the ring trip relay input from negative battery to ringing voltage on negative battery, complete a connection between the E and M output leads for busy indication, and open the short circuit across the primary side in the basic audio interface. Operation of the ring relay R serves to transfer the incoming tip T and ring R leads from the battery feed and basic audio feed interface sections to a resistance ground on the tip lead T and to the output of the ring section on the ring lead R. Ringing will then be applied to the line from the ringing generator connected to lead RNG, the ringing being interrupted by the intermittent operation of the sleeve relay SLV under the control of the microport control 110 as the command signal is intermittently applied to the logic interface circuit associated with the line circuit. The sequence of operation of the ring lead R and sleeve relay SLV to effect application of intermittent ringing to the subscriber line is indicated in Figure 10. When the subscriber goes off-hook in response to the ringing of his telephone, the ring trip relay RT is operated in response to the presence of a DC loop current. As already indicated, the detection of the DC loop current by the RT relay is accomplished because the two windings of the relay are connected differentially. Thus, during the silent period of ringing, DC current will operate the RT relay through the A-C winding thereof; while, during the ringing period, the fields generated by the two windings will cancel if there is no DC current. However, extra current in the A-C winding of the relay provided by an off-hook condition will operate the relay, which then provides the ring trip indication by connecting ground to the

lead extending to the hex bus driver 135 in the logic interface circuit. Thus, the sense signal

will be generated upon receipt of the next strobe pulse In this way, ring trip is indicated to the microport control, which then signals this condition to effect release of the ring relay R and continuous operation of the SLV relay, while also instructing the central processing unit CPU to control the transmission network to effect interconnection of the parties by appropriate time slot interchange.

As already indicated, several line circuits are provided on each line card along with the associated logic interface circuits. However, since ports typically consist of line circuits or trunk circuits, a card may typically consist of either all line circuits or all trunk circuits. Thus, using the

leads from the hex bus drivers 135 in the four logic interface circuits on each card, an indication can be provided to the central processing unit 130 via the microport control 110 of the type of port associated with that particular card. As seen in Figure 9, which illustrates the logic interface circuits associated with a line card of four line circuits, it is noted that the

leads from logic interface circuits 1, 2, and 3 are interconnected, while the

lead to the logic interface circuit 4 is not connected to the sense bus. Thus, as the four line circuits on the card are scanned by the microport control 110 upon generation of the successive strobe pulses

and

the SPIX8 lead to the microport control will provide the successive binary signal indications 1110, which serves to identify the ports associated with that card as line circuits rather than trunk circuits.

On a card including trunk circuits, a different connection of the SPIX8 leads from the respective hex bus drivers 135 in the logic interface circuits can be effected to provide an indication that the ports associated with the cards are trunk circuits. For example, all of the SPIX8 leads may be connected to the sense bus for a card including trunk circuits to provide the binary indication 1001 to the microport control, thereby identifying to the central processing unit that the card which has been plugged into the system provides trunk circuits. The indications on the SPIX8 leads not only identify the type of port associated with the card, but also indicate to the system the presence of the card, i.e., that a card has been plugged in at that particular location.

Trunk circuits are controlled in the same manner as line circuits, each being provided with a logic interface circuit to interface the trunk circuit with the command and sense buses extending to the microport control 110. Like the line circuits, four trunk circuits are provided per card and are strobed in pairs by strobe pulses applied from the microport control 110. Also, the

leads are utilized for trunk circuit identification and indication of presence of the trunk circuits to the central processing unit 130 in the manner described inconnection with line circuits. However, different types of trunk circuits may also be distinguished by this particular feature by merely varying the binary code designation supplied on the SPIX8 leads in accordance with the trunk type. In this way, not only line circuit identification and trunk circuit identification is possible, but further distinguishing of the various types of circuits can be accomplished automatically by the central processing unit as soon as the line card or trunk card is plugged in. 2. The Microport Control

The microport control (MPC) 110 in each port group 100 consists primarily of a microprocessor unit 205 associated with a random access memory 200 and a read only memory 201, as generally illustrated in Figure 11a. Various control and interface circuits and registers, such as the port communication 210, asynchronous communication interface adapter 212, reset and sync circuit 216, and message register 213, are associated with the microprocessor unit 205 to control the timed transfer of data and control signals to the ports or the central processing unit 130 in the common control 101 under control of a clock 206, interrupt circuit 207, and reset control circuit 208. The three basic functional areas of the microport control are the control area, the port communication area, and the CPU communication area.

The microport control 110 serves as a link between the ports 104 and the central processing unit 130 in the common control 101, providing not only the logic interface between the port groups 100 and the common control 101, but also serving to relieve the central processing unit 130 of some of its duties by executing all of the real time processing in connection with the ports 104. In this regard, although some decision-making capabilities are assigned to the microport control 110 giving it the ability to operate as an intelligent terminal, the microport control 110 in each port group 100 is always secondary in its command authority to the central processing unit 130, which is the prime decision maker in the system. The general functions performed by the microport control 110 include the scanning of each of the ports 104 at predetermined selected rates to detect request for service, ring trip, disconnect supervision, and impulse analysis, as well as to forward dialed digits to the common control 101 for further processing in the establishment of a communication connection through the transmission network 135 under control of the central processing unit 130. These functions performed by the microport control 110 are implemented by software stored in the read only memory 201, a typical ROM memory layout being as shown in Figure lib, with the random access memory 200 forming the storage area for port bits, supervisory data, priority control, and register storage in addition to memory allocation for scratch pad use, as typically shown in Figure lie.

Each microport control 110 receives a real time interrupt every five milliseconds applied from circuit 207 to the microprocessor unit 205 to schedule the above workload, including the scanning of up to forty-eight ports by generation of twenty-four strobe pulses in addition to register updating, communication with the CPU, and maintenance functions all within the five millisecond CPU frame rate.

This sets the timing frame of reference so that the microport control operation is characterized by a series of five millisecond timing frames of program execution. Two consecutive five millisecond frames constitute a ten millisecond superframe which is repetitive.

The microprocessor gains access to the ports by means of the port communication area thereof, which, under program control, generates twenty-four port strobe signals, each of which is associated with two ports. Information is passed between the ports and the microport control by means of four-bit sense and command buses. By addressing two ports simultaneously (odd and even ports as referenced to the MPC scanning), the four-bit port buses are mapped onto the eight-bit microprocessor data bus with the additional advantage that the ports are scanned at twice the rate they would otherwise be if addressed singly.

The watchdog timer 202 performs a monitor function. In this regard, the timer 202 is excited by one of the port strobe signals (of which thirty-two are generated, twenty-four for port use), and, if this strobe fails to occur within a given time period, the timer 202 will reset the microprocessor and force all forty-eight ports associated therewith to the idle state.

The CPU communication area of the microport control performs three basic functions, namely, status control, incoming/ outgoing message control and reset/sync control. The status control link is a high speed channel which extends status information concerning the microport control to the CPU. It is by means of this link that the CPU first is informed of the MPC's desire to communicate. The incoming and outgoing message control data lines are two separate one-way links controlled by the asynchronous communication interface adapter 212. The reset/sync control 216 provides a one-way link to the microport control from the CPU and serves a two-fold function. Load pulses on this lead synchronize transmission of data from the status register of the MPC. In addition, if a reset pulse (a pulse of much longer duration than a load pulse) is received, the microprocessor is reset. Thus, the CPU does have absolute control over the microport control.

Figure lib is a detailed map of the memory layout of the ROM 201, which stores the programs for microport control operation some of the details of which will be addressed in the following description of microport control software.

Figure lie is a detailed map of the memory layout of the RAM 200. There are eight bytes of RAM set aside for each port so that four hundred bytes are required for fifty ports (in the described system there are forty-eight actual ports and two dummy memory areas for maintenance-test functions). The command (SUP0) and sense data storate (SUP1 and SUP2) areas of the RAM 200 are specially treated to conform to the nature of the external command and sense buses. When, for example, an eight bit command word is read out from a RAM SUP0 location, it is extended over both the odd and even command buses, four bits to one port and four bits to the other. It is clear, therefore, that these particular RAM addresses (SUP0) represent data for two ports and, as far as the RAM map is concerned, would be provided four bits on the left and four bits on the right. The SUPl and SUP2 RAM areas are used for sense information from the ports. The SUP1 area represents data collected during one scan of the ports, while SUP2 includes data collected during the next scan. The remaining eight bytes per port are used for other data, such as port type (line circuit, E/M trunk, etc.), special class of service, event codes, scratch areas, and the like.

In order to preserve space in the RAM 200 and accommodate the five millisecond frame time, a pool of eight registers is provided in the RAM 200 instead of providing one register per port. These registers function in the same manner as their hardware counterparts in conventional systems. If a port is seized and requires a register for dial pulse in dialing, a register in the RAM 200 is allotted by the microport control. A register is likewise allotted on outgoing calls (trunks) which require outpulsing and detection of certain port timing signals. Once a port has no further use for a register, it is relinquished and returned to the pool.

Figure 12 illustrates the basic arrangement of the memory section of the microport control 110 including the random access memory 200 and the read only memory 201. Data to and from the random access memory 200 is supplied via a data bus including leads D0 - D7, which are applied through a bus driver 202 to the memory 200. In a similar manner, data from the random access memory 200 and read only memory 201 are supplied to the data bus through the bus receivers 202.

The memories 200 and 201 are addressed via an address bus carrying leads A0-A15 from the microprocessor unit 205. Control over the reading of data from the memories 200 and 201 as well as writing data into the memory 200 is performed by a memory control 203 in response to read/write control signals R/W and R/W, a timing signal ø2 and a synchronizing signal VMA supplied from the microprocessor unit 205. Group enable signals G1, G7, and G8, which provide both timing and synchronization, are also supplied to the memory control 203, which operates to control the read and write operations of the memories in accordance with the following combination of control signals:

RAM 200 Gl R/W ø2 read 0 1 1 write 0 0 1

ROM 201 G7 or G8 R/W ø2 read 0 1 1

The leads G1, G7, and G8 are part of the group enable leads G1 - G8 which serve to coordinate the accessing of various memory locations within the system, and thereby coordinate and control the timing of the operation of various elements associated with the respective memory areas. The lead VMA is derived from the microprocessor unit 205 and indicates that a valid message address is being received. This is basically a timing signal which prevents the system from acting during an address change period when the address data would be incorrect or unintelligible. Thus, the signal VMA will be generated by the microprocessor unit 205 when a valid address which can be acted upon is being transmitted from the microprocessor unit 205. The addressing of the read only memory 201 by the microprocessor unit 205 under control of the memory control 203 retrieves from the memory the various programs necessary to implement the functions to be performed by the microport control 110. These programs may include origination, dialing, sending, ringing, talking and release, global subroutines, port communication, CPU communication, scan control, phase and substrate transition, maintenance and interrupt handling, as seen in Figure 11b.

The register and control portion of the microport control 205 is generally illustrated in Figure 13. As seen in the figure, supervisory communication with the ports 104 is effected through the port interface 210, which provides the strobe pulses and command signals to the ports 104 and receives the sense signals to be forwarded to the microprocessor unit 205 through a bus drivers 215. The strobe pulses are generated in the status and port register control circuit 211 in response to address signals received from the microprocessor unit 205 via the bus drivers 215, which also supplies the control signals from the microprocessor unit 205 to the port interface 210 for forwarding to the ports 104, as described in conjunction with Figures 8 and 9. The asynchronous communication interface adapter 212 associated with the microprocessor unit 205 is a conventional circuit, such as manufactured by Motorola, Inc., under the designation MC6850 and basically provides a parallel-to-serial and serial-to-parallel conversion of data transmitted to and from the common control 101.

The unit 212 also includes separate read only and write only registers as well as control registers for storing the data received from and forwarded to the common control on the serial time division multiplex highway. It handles the task of insertion and detection of start, stop, and parity bits, in addition to indicating error conditions and the status of the transmit and receive registers. The unit 202 operates at 514 KHz in response to the output of divider 217 which receives its synchronizing clock pulses from the system clock.

The message register 213 provides the means by which the status of operation of the microport control 110 is supplied to the central processing unit 130 in the common control 101 to indicate that the CPU is needed to perform certain tasks, to indicate the status of registers in the microport control 110, to control the communication of data between the microport control 110 and the central processing unit 130, indicate errors in the transmission of data, and identify message time-outs and the end of signal communications. Status information is supplied from the micropressor unit 205 through the bus buffer 215 to the message register 213 which then forwards this status information to the common control 101.

The reset and sync control 216 receives reset information from the common control 101 under various conditions to effect a resetting of the operation of the microport control 110, such as during power-up, subsequent to disconnection between the various elements within the system and other conditions which require the microprocessor control 205 to initialize its operation. In addition to performing resetting or initializing of the microport control 110, the control circuit 216 also controls the loading of the message register 213. Thus, the signals received on the channel RSTSYN from the common control may be of two types. Depending upon the duration of the signal, it can indicate either a reset or initialization of the microport control 110, or it may consist of selectively timed sequential load pulses for control over transmission of status information from the message register 213 to the common control 101.

Communication between the ports 104 and the microport control 110 is effected in response to the generation of twenty-four port strobes which are applied to two ports at the same time, in the manner generally illustrated in Figure 14. The ports are strobed in odd and even groups so that with each strobe signal the microport control 110 is able to process the supervisory information relating to two ports. The ports and the microport control 110 are interconnected by way of separate four bit sense buses and four bit command buses. Thus, when one of the twenty-four strobe lines is activated, the bus drivers on the associated port pair send the status of events and circuit type on the associated sense buses to the microport control 110, and at the same time, the data on the associated command buses is set into the control latches on the port pair, as described in connection with Figures 7 through 9.

As seen in Figure 15, which illustrates the status and port register control 211, address signals from the microprocessor unit 205 are applied to a port decoder 222 which decodes the address signals A0 - A4 to generate the port strobe signals PS1 - PS24 to be applied to the ports for scanning each of the ports in the process of sensing the line conditions. The port decoder 222 in the course of its cycle also produces the scan signals S25, S26, and S32. The signal S25 serves to enable the status register, the signal S26 senses the carrier loss associated with the attendant audio circuit and the signal S32 enables reading of the data bus, in the manner to be described more fully hereinafter.

The address signals derived from the microprocessor unit 205 are also applied to a group decoder 220 which decodes the address signals A13 - A15 to obtain the group enable signals G1, G7, and G8 to be supplied to the memory control 203 in Figure 12. The decoder 220 is controlled by the valid memory address signal VMA, generated by the microprocessor unit 205, and generates a group enable signal G6 which is supplied to the ACIA for control thereof. A general group enable signal GE is also generated by gate 223 in response to address signal A12, group enable signal G6, and the timing signal T2. This signal is applied to the port interface in Figure 16 to control transfer of data to the ports.

As seen in Figure 16, the port interface 210 comprises a plurality of input registers 225 - 228 which receive data on leads SPIA1 - SPIA8 from the ports 104 and supply this data on lead DATA to the microprocessor unit 205. The port interface 210 also comprises a plurality of output registers 230 - 233 which receive data on lead DATA from the microprocessor unit 205 and supply this data on leads SP0A1 - SP0A8 to the ports 104. The registers 225 - 228 are controlled by the output of gate 235 which is responsive to the signal R/W, the general group enable signal GE from Figure 15, and the timing signal 02T. The output registers 230 - 233 are controlled by the timing signal 02T.

Referring to Figure 17a, the microport control 205 may take the form of any commercially available microprocessor unit, such as the microprocessor manufactured and sold by Motorola, Inc., under the designation MC6800. The unit 205 is provided in the form of a monolithic eight-bit microprocessor with a bidirectional data bus and sixteen bit addressing. The internal structure and functioning of the microprocessor unit 205 will not be described in detail since they are inherent characteristics of the MC6800 which are not necessary to an understanding of the present invention. Thus, description will be provided only of the inputs and outputs of the unit 205 and the functional effect of these signals as applicable to the operation of the present invention. Sixteen outputs provide address signals forming an address bus A0 - A15 and eight outputs provide data forming a data bus D0 - D7. The data bus is bidirectional and serves to transfer data to and from the memory and peripheral devices. The read/write (R/W) output of the microprocessor unit 205 serves to signal the peripheral devices and memory devices as to whether the unit 205 is in a read (high) or write (low) state. In this way, the peripheral devices and memory devices can determine when data will be transferred from the microprocessor unit 205 to them and when data may be transferred from them to the microprocessor unit. An enable signal generated by the trailing edge delay circuit 240 is applied to an input DBE to the microprocessor unit 205 and serves as a clock signal 02 to enable the data bus drivers to output data during the write cycle. During the read cycle, the bus drivers are disabled. An interrupt request IRQ is supplied to the microprocessor unit 205 by the system clock to initiate an interrupt sequence every five milliseconds. The microprocessor unit waits until it completes the current instruction that is executed before it recognizes the request. At that time, if the interrupt mask bit in the condition code register within the memory of the microprocessor unit 205 is not set, the machine begins an interrupt sequence. The index register, program counters, accumulators, and condition code register are provided in the microprocessor unit 205 as memory locations. The microprocessor unit 205 responds to the interrupt request by setting the interrupt mask bit so that no further interrupts may occur. At the end of the cycle, a sixteen bit address is loaded that points to a vectoring address which is located in memory locations which causes the microprocessor unit 205 to branch to an interrupt routine in the memory.

The NMI input of the microprocessor unit represents a nonmaskable interrupt derived from the ACIA 212 as provided from the central processing unit 130 in the common control 101. For such functions, the interrupt mask bit in the microprocessor unit 205 is ignored since the interrupt is of high priority. The present position of the microprocessor control in its sequence is stored in the random access memory 200 on the stack and the interrupt is then performed immediately. The microprocessor unit 205 can thereafter go back to its previous place in the program as determined from the data previously stored before the interrupt. Thus, if a non-maskable interrupt is received from the ACIA 212 under the control of the central processing unit 130, the processor will complete the current instruction that is being executed, transfer control to a specified interrupt handling program and eventually the interrupt mask bit in the condition code register of the memory will have no effect on this non-maskable interrupt request.

The microprocessor unit 205 also includes a RESET input which is used to reset and start the microprocessor unit 205 from apower-down condition, resulting from a power failure or an initial startup of the processor. A signal detected at this input causes the microprocessor unit 205 to begin the restart sequence comprising execution of a routine to initialize the processor from its reset condition. During the restart routine, the interrupt mask bit is set and must be reset before the microprocessor unit 205 can be interrupted by an interrupt request.

The microprocessor unit timing is controlled by a two-phase non-overlapping clock 206 which generates the signals ø1 and ø2. These timing signals are used to control the start of various functions performed by the microprocessor unit 205 including the read and write operations, as well as interrupt routines.

As already indicated, the asynchronous communication interface adapter 212 is basically a parallel-to-serial and serial-to-parallel converter. Internally, the ACIA provides four registers, as seen in Figure 17b, consisting of two read only registers and two write only registers. The read only registers are the status register SR and receive data register RDR; while, the write only registers are the control register CR and transmit data register TDR. Access to these four registers is determined by the status of the two control signals RS and R/W from the microprocessor unit 205. Thus, data may be written into the transmit data register of the ACIA 212 in response to the two signals RS and while, data may be read from the receive data register in response to the signals RS and R/W. Control data may be read into the control register of the ACIA 212 in response to the signals

and

and the status register may be read in response to the signals

and R/W.

Bidirectional data lines D0 - D7 allow for data transfer between the ACIA 212 and the microprocessor unit 205. The transmit clock input is used for the clocking of transmitted data; the transmitter initiates data on the negative transition of the 514 KHz clock. The receive clock input is used for synchronization of received data. The clock and data must be synchronized externally, and the receiver samples the data on the positive transmission of the 514 KHz clock. The enable input E is the input that enables the bus input/output data buffers and clocks data to and from the ACIA 212. This signal is a derivative of the 02 clock signal provided by the circuit 204.

As already indicated, the read/write input R/W is used to control the direction of data flow through the ACIA input/output data bus interface. When the R/W input is high indicating a read cycle, the ACIA output drivers are turned off and the microprocessor unit 205 writes into a selected register. Therefore, the read/write signal is used to select read only or write only registers within the ACIA. The CS0, CS1, and input lines are used to address the ACIA, which is selected when the CS0 and CS1 leads are high and the is low. Transfers of data to and from the ACIA are then performed under the control of the enable signal E, the read/write R/W, and the register select signal RS.

The register select line RS is the least significant bit of the address. A high level is used to select the transmit/receive data registers and a low level the control/status registers, in the manner already indicated above.

In transmitting data from the microprocessing unit to the CPU and in receiving data from the CPU in the microprocessing unit, the various registers of the ACIA 212, as seen in Figure 17b, are used for storage and control. Referring to Figure 17b, which schematically illustrates the four registers in the ASCIA, and Figure 18, which indicates the format of the transmit and receive data which passes back and forth between the microport control 110 and the central processing unit 130 in the common control 101, a word may be written into the transmit data register TDR of the ACIA by the microprocessor unit 205 if the status read operation notes from bit B1 of the status register SR that the transmit data register TDR is empty. The word written into the transmit data register TDR by the microprocessor unit 205 is then transferred to a shift register (not shown) in the ACIA where it is serialized and transmitted from the transmit data output preceded by a start bit and followed by a stop bit, as seen in Figure 18. Internal parity is added to the word and occurs between the last data bit and the first stop bit.

After the first word is written into the transmit data register TDR, the status register SR can be read again to check for a transmit data register empty condition and current perioheral status. If the register TDR is empty, as indicated by bit B1 thereof, another word can be loaded for transmission even though the first word is still in the process of being transmitted from the shift register in the ACIA. Once the first word has been completely transmitted, the second word will be automatically transmitted into the shift register, and this sequence continues until all words have been transmitted.

As data is received from the common control at the data input to the ACIA 212, even parity is checked and the error indication is available in the status register SR at bit B6, as seen in Figure 17b. In addition, framing error is indicated by bits B4 and overrun error is indicated at bit B5. The status of the receive data register RDR is indicated by bit B0.

In a typical receiving sequence, the status register is read by the microprocessing unit 205 to determine if a byte has been received from the common control by checking bit B0 in the status register SR. As soon as the receive data register RDR is full, indicating that a byte has already been loaded into the receive data register RDR from the common control, that word will be placed on the eight bit ACIA data bus to the microprocessing unit 205 when a read data command on the R/W lead is received from the microprocessing unit. The status register ST in the ACIA can continue to be read again to determine when another word is available in the receive data register RDR. This register is also double buffered in the same manner as the transmit data register TDR so that a word can be read from the data register as another word is being received in the shift register. Byte transfer from the CPU to the MPC are interleaved with send next byte messages from the MPC to the MPCI on the status link. This sequence continues until all words have been received.

The exchange of data between the microport control 110 and the central processing unit 130 in the common control 101 can be effected under different circumstances; however, the primary consideration under all conditions is that the central processing unit 130 is the master and the microprocessing unit 205 in the microport control 110 is the slave. Thus, when the microport control 110 reaches a point in its operation where it needs the services of the central processing unit 130, it places a request in the message register 213 which isperiodically scanned by the common control 101 indicating to the central processing unit 130 that it requires its services. The central processing unit 130 scans the content of the message register 213 in each microport control 110 in a sequential manner and will recognize the request stored therein. This ultimately results in the central processing unit 130 sending a communication to the microport control 110 via the RX data lead to the ACIA 212 to initiate communication between the microport control 110 and the central processing unit 130. As indicated in Figure 13, the microport control 110 is linked to the common control by way of four signal channels: STATUS, RSTSYN, RX data and TX data. The RX data and TX data leads carry the serial data to and from the ACIA 212 in a manner to be described more particularly in connection with the transmit and receive data operations. However, the RSTSYN lead is used by the central processing unit 130 both to scan the message register 213 in the respective microport control 110 and also effect a resetting to initialize a microport control 110 under certain conditions. As illustrated in Figure 19a, the signal on the RSTSYN lead may comprise a twenty-four microsecond reset pulse which serves to reset and initialize the microport control 110 or a series of load pulses of .97 microsecond duration which serve to enable the message register to transmit its contents (Fig. 19b) to the central processing unit 130 in the common control. The STATUS channel carries the data from the message register 213 in eight bit bursts to the common control 101 at a repetition rate directly related to the basic clock frequency of 1.544 MHz already distributed to the port groups for digital transmission purposes.

The status word extended from each MPC 110 to the MPCI 120 is eight bits long and is formatted such that bits 0, 1, and 2 are used for scanning control and bits 3 through 7 are used for message control, as seen in Figure 20. The rate of transmission on this link is the same as that used for the PCM data transmission in the digital network (1.544 MHz). This allows the MPCI 120 to use the synchronization signals of the digital network for the status link, thus making them serve double duty. The MPC's are constantly scanned by the MPCI 120 at a 114 KHz rate for status information. During the 8.8 microsecond that anMPC 110 is selected by the MPCI 120, the eight bits of status information are received; the three scan bits are routed to a three-bit scan register for that MPC; while, the remaining five bits are temporarily held in a common message-handling control register in case they are required. Transmission of MPC-to-CPU event messages is strictly under control of the CPU 130 to assure orderly processing of call information. If an MPC 110 wishes to extend a message, it so informs the CPU 130 via the status link using either the PR1 (priority 1) or PR2 (priority 2) scan bit. The CPU processes all PR2 message requests before PR1 message requests since these are the ones associated with events requiring relatively fast response. The CPU extends a command to transmit to the selected MPC 110. Then, as long as the CPU-to-MPC or MPC-to-CPU transmission persists, the MPCI circuitry is devoted to that MPC and no other MPC's are scanned. Selection of an MPC 110 by the CPU, for whatever reason, causes the MPCI to immediately step to that MPC; the message-handling-control register of the MPCI 120 then contains valid message-handling-control information for that MPC 110 which is completely updated every 8.8 microsecond.

The bit B2 in the message register 213 is a register-free indication to the CPU that a free register is available in the microprocessing unit 205 so that the CPU may terminate outgoing calls in an orderly manner.

Since the ACIA 212 can work with 8-bit bytes only, and since messages on the data links are always greater than 8 bits, the message-handling bits B3 - B7 are very important. The bits B3 and B4 are encoded message bits designated EMB1 and EMB0 in Figure 20. These encoded bits convey the following message:

00 idle

01 send next character 10 send next character

11 error The 00 condition of the encoded message bits indicates that the microport control is in a condition where the microprocessing unit 205 is not ready to receive a message from the CPU. The encoded message combination 01 indicates to the central processing unit 130 to send the next character as data is being transmitted from the common control to the microport control. The encoded message combination 10 also refers to sending a character of data from the common control to the microprocessing unit. In this regard, the combinations 01 and 10 in the encoded message bits EMB1 and EMB0 will occur alternately as data is transmitted from the common control to the microport control until the full message is received. The encoded message bit combination 11 indicates that a parity error has been detected in the transmission indicating that the data should be retransmitted. The bit B5 of the message register 213 represents message time-out and indicates that there is something wrong with the message. For example, a complete message may not have been received in the microprocessing unit 205 in that all of the words which the common control indicated would be sent had not been received. Under such circumstances, the microprocessing unit 205 will ignore the message. The bit B6 in the message register 213 indicates an end of message. As far as the microprocessing unit 205 is concerned, a bit in the position B6 indicates to the CPU that the microprocessing unit 205 is through sending the message.

Bit B7 in the message register represents a request denied, indicating that the microprocessing unit 205 cannot serve the request due to some undesirable characteristic of the transmission, such as a glare condition.

As seen in Figure 21, the message register 213 consists of flip-flops 250-257 which serve to store the eight bits representing the status conditions of the microport control 110 to be forwarded to the common control 101. The status data provided in the message register 213 from the microprocessing unit 205 is updated at the end of each port scan with the generation of scan signal S25, as seen in Figure 15, when signal R/W is equal to 1 and upon receipt of the timing signal 02T, which serves to enable the gate 249 clocking the data from the microprocessing unit 205 received on lead DATA into the flip-flops 250 - 257. The status data as stored in these flip-flops 250 - 257 is applied via leads 0D0 - 0D7 to a parallel-in serial-out circuit 260 which serves to convert the status data into serial form and forward it to the common control on the STATUS channel in response to receipt of the LOAD pulse (Figure 19a) from the common control, which pulses are received on leads RSTSYN by the RESET and SYNC control 216; as seen in Figure 13, and forwarded to the message register 213. If the clock inhibit lead CLK IN is not enabled from the RESET and SYNC control 216, the LOAD signal will enable the circuit 260 to send out the serial status data at the system clock rate.

The RESET and SYNC control 216 is illustrated in Figure 22 and serves not only to effect a reset to initialize the microport control 110, but also controls the operation of the message register 213 in response to receipt of the load pulses from the common control, which is applied to the clock control 270 via the gates 271 and 272 which is initally set at state 15.

When lead RSTSYN goes low, state 6 is loaded into the clock control 270 and flip-flop 274 is enabled by the output of OR gate 271 applied to the CL input of the flip-flop 274. Flip-flop 276 also sets upon receipt of the next ø2T clock pulse to generate the signal LOAD applied to the message register 213 to effect a loading of the parallel data from the message register into the PISO shift register 260, as seen in Figure 21. The clock control 270 advances with receipt of each clock pulse on lead CLOCK subsequent to RSTSYN going low. If RSTSYN stays low for eight clock pulses, the QD output of the clock control 270 will reset the flip-flop 274 to generate a reset pulse through gate 280 and also will generate a clock inhibit signal on lead CLK IN via gate 282, which is applied to the PIS0 260 in Figure 21 to inhibit transfer of the data from the message register 213 to the common control. In other words, if RSTSYN remains low for more than eight counts of the clock, it is an indication that a reset signal has been received from the common control rather than a load signal. On the other hand, if the pulse on RSTSYN goes high prior to eight counts of the clock, the inhibit lead CLK IN will be disabled after eight clock counts and the load signal LOAD to the message register 213 wi l l enabl e the PIS0 260 to shi ft the data seri al ly from the message register 213 to the common control at the clock rate. The clock then continues to advance the counter 270 to the state 15 in preparation to monitor the next pulse on RSTSYN.

In addition to receiving a reset pulse from the common control, resetting for initialization of the microport control can be effected by the RESET and SYNC control circuit 216 under two other conditions. The microprocessing unit is reset at power-on by an RC network 279, as seen in Figure 22, connected to the system power, which enables one of the inputs to the OR gate 280 via a Schmitt trigger circuit 277 and an inverter 278. In this way, a reset signal is generated at the output of the gate 280 and applied to the microprocessing unit 205. A second condition which results in generation of a reset operation occurs when an interlock between the microport control 110 and the common control is opened to generate a signal on line INT0 to the flip-flop 275 in Figure 22. Upon receipt of the clock signal IMS from the system clock, the flip-flop 275 is reset, thereby enabling the third input to the OR gate 280, generating a reset to the microprocessing unit 205. The reset condition will be maintained until the interlock is restored.

All transmissions, whether from CPU to MPC or from MPC to CPU, have as their initial data block a sixteen bit word called a

"header" which is extended into two 8-bit bursts due to the restrictions imposed on the message link by the ACIA 212 in the MPC 110. The header contains the information necessary for intelligent communications as follows: a. Port equipment number (as referenced to the MPC); b. Number of 16-bit words to follow the header (up to 7 max.); c. A directive code (CPU-to-MPC only) to command the MPC; d. An event code (MPC-to-CPU only) to instruct the CPU; and e. A message type code (MPC-to-CPU only) to indicate a

"true" message or a maintenance message. Up to six additional sixteen bit words can follow the header depending upon the particular communication; that is, a given transmission can consist of a minimum of one 16-bit word (the header) or a maximum of seven 16-bit words (including the header). Therefore, the message and its content determine how long the MPCI 120 will remain devoted to a given MPC 110. At the conclusion of the transmission, the MPCI 120 resumes its scanning of the MPC's message register 110. Hardware timing is provided to assure against a failed MPC 110 hogging the MPCI 120, as will be described hereinafter. The CPU 130 remains associated with the MPCI 120 for the duration of the transmission since there is insufficient time to see to other business.

Since the message link between the MPC and the CPU operates at approximately 500 BAUD, there are 2 microseconds per bit transmitted. Each eight bit message burst also has associated a start bit, a parity bit, and a stop bit, as seen in Figure 18 for eleven bits total or 22 microseconds per eight bit byte.

The typical format of the communications between the central processing unit 130 in the common control 101 and the microprocessor unit 205 in the microport control 110 is illustrated in Figures 23 and 24. As seen in Figure 23, the communication between the central processing unit 130 and the microprocessor unit 205 consists at least of a header HD and possibly also a message Ml for normal event response and/or a message M2 for register request. The CPU is a word machine and therefore operates on the basis of a sixteen bit word; whereas, the MPU is a byte machine operating on the basis of eight bit bytes. Thus, each word in a communication between the CPU and the MPU will consist of a word comprising two bytes. The header HD which forms the first word of any communication from the CPU to the MPU provides three bits to indicate the number of words in the message to be forwarded to the MPU, four bits for a directive to the MPU to perform a particular function, and six bits to indicate the port equipment number to which the message is directed. Word three in message M1 provides two bits for maintenance, six bits to indicate the state of the timer, and four command bits. Word four and subsequent words in the message M1 provides various four bit argument fields indicating the content of the message. The message M2 for register request provides four bits to indicate the count of the digit shift from the CPU to the MPU as well as four bits for digit count. Various digits to be forwarded to the MPU make up the remainder of the message M2.

Messages sent from the MPU to the CPU are of two general types, i.e., maintenance messages and normal event codes Figure 24 indicates the format of the normal message which provides a first byte including six bits to designate the port equipment number of the port to which the message relates, and a second byte which includes four bits designating the event code, one bit indicating the message type (maintenance or normal event) and three bits indicating the number of words in the message. The first word represents the header and is always sent with the message. The remaining words in the message will designate the count of the digit shift CODS and include the dialed digits to be forwarded to the CPU. Any number of dialed digits up to a maximum of sixteen digits can be sent per message. Thus, the MPU can store dialed digits in its receivers and forward all to the CPU after all dialed digits have been received, or the MPU can send one or less than all of the dialed digits to the CPU as permitted by the CPU while dialing still is underway.

The sequence of steps involved with an MPC-to-CPU transmission begin when the CPU detects the MPC's desire to transmit via the PR1 or PR2 scan bits of the message register 213, as seen in Figure 20. In response to such detection, the CPU causes the MPCI 120 to stop its scan at that MPC 110. The first eight bits forming the header of the CPU message are then forwarded to the ACIA 212 and stored in the receive data register therein (Fig. 17b).

The MPC is interrupted by this transmission from the CPU and responds by loading the first eight bits forming the header of a response message in the transmit data register of the ACIA 212 (Fig. 17b), and this response message is forwarded to the MPCI 120. While the transmission of the first eight bits is being accomplished, the microport control begins shifting the next eight bits of the header into the transmit data register of the ACIA 212.

Once a communication has been completed, the MPCI steps off that microport control 110 and resumes its scanning. The CPU then checks the PR1 and PR2 scan bits of the message register for the next MPC to be serviced.

3. The MPC Software

The organization of the MPC software is graphically shown in Figure 25a. There are presently seven broad categories of programs which have to do with port operation and control. Additional feature programs which would operate in the port area are not shown and would constitute an eighth category. The programs are configured around a 10 millisecond superframe made up of 5 millisecond frames (Fig. 25b). Consequently, one pass through the programs of Figure 25a must be done within 5 milliseconds in accordance with the configuration of Fig. 25b. The IRQ (interrupt request) signal marks the start of each 5 millisecond frame.

The purpose of the interrupt-handling programs is to process interrupts in a logical manner. It is through these programs that the IRQ interrupt is processed to start a 5 millisecond frame. The CPU communication program is accessed via the nonmarkable interrupt (NMI). This allows the MPC to "talk" properly with the CPU and to decipher incoming codes. Power-up and reinitialization of the MPC is accessed via the reset link, power being applied, or by watchdog timer timeout. In this routine, not only are proper port parameters loaded for the ports, but the MPC also interrogates the ports for their identification (port type such as E/M trunk, line circuit, etc.).

The port-communications programs are structured using straight-line programming for conversion of speed. All forty-eight ports are accessed for I/O in 0.6 microseconds of each 5 microsecond frame. It is to be noted that these programs operate on the SUP0, SUP1, and SUP2 areas of the RAM (Fig lie) which are within the base page of the memory. Each bit of the SUPO is a relay (or circuit) in the associated port so that setting the bit to a "1" activates the associated circuit of the port. Thus, any other program of the MPC which wishes to control a port circuit can do so by simple memory operations with full assurance that the mechanics of port control will be handled by the port communications programs. The SUP1 and SUP2 area store the sense information picked up from the ports in successive 5 millisecond frames for use by the registers which are functional every 10 milliseconds. By these areas, the MPC can "look" 5 milliseconds into the past for a given port.

Access to the CPU communications programs is instituted through the nonmarkable interrupt (NI) since the CPU, running asynchronously to the MPC, can start communications at any time. In all communication protocol, the CPU is the absolute master while the MPC is the slave. Hence, as pointed out above, if the MPC wishes to communicate with the CPU, it requests CPU service by marking the appropriate bits in the MPC message register 213.

The scan control programs determine the sequence of operation in theMPC. Since these programs also decide which program is to be executed, they form a very basic MPC system executive. There are three scan control programs which are interrelated for processing the port data stored in the RAM SUP1 and SUP2 areas and for controlling the port command bits stored in the SUP0 area. The programs are as follows: a. Slow-Scan Control. This is the slowest scan rate and is used for seizure of ports identified as line circuits. In every 5 millisecond frame, only one port is scanned in this mode. For fortyeight ports (and two dummy ports for maintenance), the slow-scan frame is 250 milliseconds. b. Medium-Scan Control. The medium scan rate is 50 milliseconds. In each 10 millisecond superframe, ten ports are scanned; thus, for five superframes (50 milliseconds) all ports are scanned. There is no medium scan list, but a bit in the port-bit area of RAM tells the program that a port is in medium scan. Normally, all trunks are always in medium scan. This is so that there is a minimum delayto-service upon seizure. Under certain conditions, some lines may also be medium scanned. c. Fast-Scan Control. This program transfers control to the fast-scan list. This is a list identifying ports associated with a (RAM) register. Up to eight ports can be assigned to this list at any given time. The fast scan rate is 5 millisecond. This high rate is required by the registers for effective indialing pulse analysis and control and/or outpulsing control. The phase transition programs are used to transfer control to operational programs. For each MPC state, there is a corresponding program. The MPC status for a given port are determined by the port type and its condition; as inputs to the port change, the MPC state for that port also changes. The substate operational programs are those which actually do all the work on a port. Control is transferred to this set of programs by the phase transition program, A jump table is used to transfer control to these programs. Subroutine programs are not shown in Figure 25a but are used heavily in the MPC to save programming effort. These perform routine functions such as equipment-number-to- hardware-address conversion, deletion of dialed digits from the register area, detection of wink start, enter event codes for transmission to the CPU and the like.

Maintenance programs perform a variety of operations. Ineluded are such features as traffic-metering (wherein peg counts and the like are kept on the ports and registers for transmittal to the CPU), port-type identity (to automatically identify a port card type when it is plugged in), maintenance calls, etc. The maintenance programs have two dummy ports which can originate and terminate test calls as though they were real ports. Their type, of course, can be changed as required. These test calls communicate with the CPU in the normal manner although they carry a "maintenance" designation. This guarantees that if a failure occurs in the hardware links, or in the MPC, the CPU will eventually find it.

C. THE COMMON CONTROL

The relationship of the MPC's 110 to each other and to the CPU 130 is shown in Figure 26. The MPC Interface 120 (MPCI) functions as a message center for communications to and from the CPU 130 and MPC 110. It appears as an I/O device to the CPU 130 and is treated as such. The bus buffers 118a and 118b are simply hardware necessities to interface the MPC buses, to provide MPC steering under MPCI control, and to provide the necessary fanouts to the MPC's. The functions required to be performed by the MPCI complex are as follows: a. Provide temporary storage for data to/from the CPU 130 and each MPC 110. It provides the proper parallel bus interface to the CPU 130 and a serial interface to the MPC 110. b. Provides even-parity generation for data extended to the MPC 110 and even-parity checking on data received from the MPC 110. c. Storage, updating, and monitoring of the status signals from the various MPC's 110. d. MPC selection is provided. The MPC cannot communicate with the CPU without the CPU's permission. By means of the status link, the MPC 110 indicates its desire to transmit. The CPU responds to this and causes the MPCI 120 to devote itself to the MPC 110. A message is then sent to the MPC 110 to commence its transmittal. The MPCI 120 remains devoted to the MPC 110 as long as required. The same operation takes place if the CPU 130 wishes to send to the MPC 110. e. MPC reset function is implemented. When commanded by the CPU, the MPCI 120 can reset any (or all) MPC's 110 by extending a signal over the "reset" link which is greater than eight MPC clock pulses (greater than 8 microseconds). f. Synchronization of transmission between the MPCI 120 and the MPC's 110 is performed. Synchronization pulses are extended over the "reset" link to control the ACIA 212 in the MPC 110. These signals have a repetition rate of 114 KHz and a duration of 0.977 microseconds. They are extended to an MPC 110 only when required. 1. The Bus Buffers As seen in Figure 6, the bus buffers 118 form the basic link between the respective microport controls 110 in each of the port groups 100 and the microport control interface 120 in the common control In addition to serving as a distribution center for all signals to and from the microport control interface 120 and the various microport controls 110, the bus buffer 118 also performs a multiplexing and line selection function for control purposes.

Figure 27 is a basic block diagram of the bus buffer 118, which includes a plurality of driver-receiver circuits 300, each associated with a respective microport control 110. The circuits 300 each include a data-to-microport control driver 301, a reset-to-microport control driver 302, a data-from-microport control receiver 303, and a status-from microport control receiver 304. The driver and receiver circuits 301 - 304 provide the interface with the control and data links to the respective ports groups 100.

The data and reset lines from the microport control interface 120 are connected to the data driver 301 and reset driver 302 in each driver circuit 300 via buffer circuit 305; while, the data and status information from each microport control 110 is supplied to the microport control interface 120 from the receivers 303 and 304 via the buffer circuit 306. In order to control the receipt and transmission of data and control signals between the common control 101 and the respective port groups 100, the common control 101 scans the respective port groups 100 by selectively enabling the associated driver circuit 300 in the bus buffer 118 which connects to the particular microport control 110 in the selected port group 100. In this regard, the microport control interface 120 supplies to the bus buffer a plurality of enabling signals EN0 - EN22 which are connected through a buffer inverter 310 to the respective driver-receiver circuits 300. Thus, each of the enable leads EN0 - EN22 represents one of the microport control circuits 110 attached to the bus buffer 118. When activated by the microport control interface 120, a particular enable lead allows a two-way means of communication to be established between the microport control interface 120 and the selected microport control 110.

The leads to and from the microport control interface 120 are all single-ended and use a low level signal as the active state. On the other hand, the leads between the bus buffer 118 and the various microport controls 110 are all differentially driven. Thus, the drivers 301 and 302 serve to receive the single-ended information from the microport control interface 120 and differentially drive it to the MPC. In a like manner, the receivers 303 and 304 differentially receive information from the microport control 110 and send it single-ended to the microport control interface 120.

2. The Microport Control Interface

The microport control interface 120 performs various functions as an interface circuit between the port groups 100 and the peripheral bus extending to the CPU 130 via the interrupt encoder 125. The principal function consists of temporary storage for the data which is transmitted to and from the central processing unit 130, as well as storage and update for the microprocessor control status signals from the MPC. However, the microport control interface 120 also performs the microport control selection function by generating the enabling signals EN0 - EN23 to the bus buffer 118, parity check for the data received from the microport control 110 and the provision of even parity for the data supplied to the microport controls 110. In addition, the microport control interface 120 provides for the scanning of the status of the various microport controls 110 relating to the priority one and priority two requests and the register-free status. Message length monitoring is also performed by the microport control interface 120 to indicate to the central processing unit 130 when a complete message has been received. The microport control interface 120, as seen in Figure 28, provides sixteen bi-directional single-ended lines carrying data to and from the interrupt encoder 125 as well as six unidirectional lines from the interrupt encoder 125 designated register select 1 and 2, write, read device enable and strobe. All data transferred between the microport control interface 120 and the interrupt encoder 125 is in parallel form. The microport control interface 120 receives data on lead DATAI and statu information on lead OSTTI from the bus buffer 118 in serial form and supplies data to the bus buffer 118 in serial form on lead DATA0. The microport control enable signals ENO - EN23 are also supplied to the bus buffer 118 from the microport control interface 120.

Data and control signals are received from the interrupt encoder 125 at a bus transceiver 320. The data signals ID0 - ID15 are supplied to an output FIF0 322 which temporarily stores the data and provides it on a first-in, first-out basis to a message PIS0 (parallelin serial-out) 323 where the data is converted from parallel to serial form and supplied to the bus buffer 118 on lead DATA0. The control signals WRITE, READ, DE, XR0 and XR1 received by the bus transceiver 320 from the interrupt encoder 125 are provided in part to the control register 325 to indicate a particular microport control 110 to which the data is to be transmitted. The control register 325 in turn controls a microport control code selector 327 which is driven by a microport control counter 328. The selector circuit 327 in turn supplies its output to the MPC decoder 330 which generates the enable signals EN0 - EN23. During normal scanning of the microport controls 110, the

MPC counter 328 will drive the MPC code selector 327, whose output is decoded by the MPC decoder 330 to sequentially generate the enable signals EN0 - EN23 supplied to the bus buffers 118 for purposes of scanning the respective microport controls 110 in the various port groups 100. In this way, as already described in connection with the microport control, load pulses provide for the transfer of status information from each microport control 110 to the microport control interface 120, where it is received on lines OSTTI from the bus buffer 118 at status SIP0 (serial-in parallel-out) circuit 335. The serial status informationreceived from the bus buffer 118 is converted into parallel form by the circuit 335 and the bits relating to priority 1 and priority 2 requests and register-free status are stored in storage latches 336 where this information may then be supplied via status buffers 337 and the bus transeiver 320 to the central processing unit 130 via the interrupt encoder 125. Thus, the interrupt encoder 125 can periodically scan the status of each of the microport controls 110 as stored in the status storage circuit 336 via the control register 325 and a status read decoder 340, whose output serves to control the status buffers 337 which transfer the status information to the central processing unit 130 via the bus transceiver 320.

When the CPU 130 detects a request for service from a microport control 110 in one of the status bits relating to priority 1 or priority 2 requests, a directive will be sent from the CPU, as described in connection with Figure 23, and the CPU will at the same time provide the microport control number to the control register 325 to lock the microport control interface 120 to a single designated microport control 110 by locking onto one of the enable signals EN0 - EN23 associated with the particular microport control 110. The microport control 110 may then forward data to the CPU which is received in serial form on lead DATAI at the message SIP0 (serial-in parallel-out) circuit 350. The serial data is converted to parallel form by the circuit 350 and forwarded to the input FIF0 and parity circuit 352 which provides temporary storage for the data and provides it on a first-in first-out basis through the message buffers 354 to the bus transceiver 320 for transmission to the interrupt encoder 125. The message send control circuit 356 monitors the number of words sent to the microport control 110, and when all words are sent and the CPU has read all messages sent to it by the MPC (if any), this information is then forwarded to the interrupt encoder 125 via the bus transceiver 320. Any communication between the central processing unit 130 and a microport control 110 must be initiated by the central processing unit which is the master in all cases. Thus, before any message can be forwarded from the microprocessor unit 205 to the CPU, the CPU must send one word to the MPC to initiate the transmission of this message, as already described. In this regard, the central processing unit 130 continuously scans the message register 213 in each microport control 110 and will detect a priority 1 or priority 2 request when it appears. The central processing unit 130 then will contact the microport control 110 to indicate that it is prepared to receive a message. Referring to Figure 29, which illustrates details of the control register 325, the interrupt encoder 125 first obtains access to the microport control interface 120 by pulsing the device enable lead DE to the gate circuit 370. Depending upon whether a read or write operation is to be effected, either the WRITE lead or the READ lead will be also enabled. The leads XR0 and XR1 designate the register select 1 and register select 2 control leads from the interrupt encoder 125. In response to enabling of the WRITE lead and depending upon the condition of the XR0 and XR1 leads, the gate circuit 370 and its associated output AND gates will produce the write command signals

and

The STROBE lead provides a strobe pulse from the interrupt encoder 125 a short time after enabling of the DE lead and serves to ensure that the data is accurately received within the microport control interface 120.

In a similar manner, upon enabling of the READ lead from the interrupt encoder 125 to the gate circuit 370 and depending upon the condition of the leads XR0 and XR1, the read control signals

will be generated. Again, the strobe lead STROBE controls the timing to ensure that the lead operation is effected at a time when proper data can be read.

As already indicated, the central processing unit 130 operates on the basis of sixteen bit words while the microport control 110 operates on eight bit bytes. Accordingly, the microport control interface 120 serves as a means for converting between words and bytes in the messages which are transmitted between the central processing unit 130 and the microport control 110. As seen in Figure 30, a sixteen bit message from the interrupt encoder 125 is received on leads ID0 - ID15 and this data is stored in a register 375 upon receipt of the write control signal WC2 from Figure 29. The two bytes stored in register 375 are then provided on output lines M0 - M15 to respective gates 377 and 378 in Figure 31, from which they will be sequentially applied to theoutput F IF0 322 under control of the FIF0 load control 380, i l l ustrated in Figure 32. The FIF0 load control 380 generates three timing signals in response to the write control signal WCT and the clock signal MPCK1 (1.544 MHz) to control the gates 377 and 378 as well as the shifting of data into the FIF0 322. Figure 32a is a timing diagram providing an indication of the relative timing of the signals SIA, ENMO, and ENMl. As can be seen from the drawings, the first eight bits on lead M0 - M7 first pass through the gate 377 in response to the enable signal ENMO going low, and the next leading edge of the timing signal SIA, the first byte is shifted into the FIF0 322. The second byte which appears on leads M8 - M15 passes through gate 378 when the enable signal ENMl goes low and this byte is shifted into the FIF0 at the leading edge of the next timing pulse SIA. Thus, the sixteen bit word from the central processing unit is converted into successive eight bit bytes in the FIF0 322.

When the data appears at the output of the FI F0 322 in Figure 31, one input of AND gate 390 will be enabled via inverter 392 and OR gate 391. The other inputs to AND gate 390 are the SEND control lead and the BUSY control lead. When all three inputs to the AND gate 390 are enabled, the output produces a START signal to initiate shifting the data out of the FIF0 322. As seen i n Figure 33 , the START signal passes through OR gate 393 and inverter 395 to the ACIA bit counter 400, which is initialized by the START signal. At this time, the busy reclock flip-flop 401 is reset so that the BUSY output is enabled via OR gate 402 and this signal forms one of the inputs to the AND gate 390 in Figure 31. The counter 400 is then driven from the clock pulse A514, and the counter provides an output via gate 403 to set the flip-flop 401 , enabl ing the BUSY l ead . The FIF0 322 in Figure 31 i s control l ed by the BUSY output from the flip-flop 401 to shift out the byte appearing at its output through a gate circuit 410 in Figure 33 to the input of the message PIS0 323, where the data will be shifted in in parallel and shifted out in serial form through gates 412 and 414 on lead DATA0 to the bus buffer at the clock rate of 514 KHz.

The data which is applied through the gate circuit 410 in Figure 33 on leads NB0 - NB7 to the PIS0 323 is also applied to a parity circuit 415 which determines whether the parity of the byte is odd or even. If the parity is odd, the output of the parity circuit 415 is applied to a parity generator 418 which adds to the message the proper parity bit to provide even parity of the data. When the shift counter 400 reaches the end of its count indicating the presence of the stop bit in the message, the busy reclock flip-flop 401 is reset once again providing an output on

via gate 402 to the input of the gate 390 in Figure 31 thereby permitting another start signal to be generated as soon as another byte of information appears at the output of the FIF0 322.

As seen in Figure 31, the transfer of data from the FIF0 322 to the PIS0 323 and then to the bus buffers is controlled by the SEND l ead whi ch control s the shifting of data out of the FIF0 322. Each time the SEND lead is pulsed, data appearing at the output of the FIF0 322 is shifted out, converted from parallel to serial form in the PIS0 323, and transmitted to the bus buffer on lead DATA0. The SEND control signal is generated in the message send control illustrated in Figure 34.

As indicated in connection with Figure 23, the first word or header of any message from the CPU to the microport control 110 includes the length of the message in terms of the number of words comprising the message. This information forms bits 8, 9, and 10 of the message data received from the interrupt encoder 125 on leads ID8, ID9, and ID10 at the input of a message length counter 425, which is preset by the count represented by bits 8, 9, and 10 of the message in conjunction with the timing signal

from the control register in Figure 29. The message length counter 425 is then incremented via gate 426 each time the

lead is enabled from the output of the busy reclock flip-flop 401 in Figure 33 so that the counter 425 counts down with each word shifted out from its present count until it reaches zero. This indication that all words of the message have been transmitted is indicated by enabling of the gates 427 and 428 at the output of the counter 425 thereby providing an output

from AND gate 429 to be forwarded to the CPU. The SEND lead which controls the transmission of data from the interrupt encoder 125 through the microport control interface 120 to the bus buffer 118 is provided at the output of gate 431 in Figure 34 from the reset outputs of the handshake send control flip-flop 490or the initial byte control flip-flop 430, which is cleared from the output of gate 424 after the first byte is sent. When the signal

at the output of gate 429 goes high, the SDONE reclock flip-flop 435 sets on the next clock pulse MPCK1. This causes the initial byte control flip-flop 430 to set and the output of gate 431 goes low. After the first byte has been sent, the message bits EMBO and EMBl from the message register 213 in the microport control 110 control generation of the SEND output from gate 431 by switching the send next byte flip-flop 485 to produce an output from gate 486 which sets the handshake control flip-flop 490 with each alternation of the bits EMBO and EMBl. In addition to data, the message from the CPU to the microport control includes the address of the MPC to be accessed. In this regard, the first eight bits of the sixteen bit word relate to the address of the microport control and the second eight bits relate to data. Returning to Figure 29, it is seen that the address bits from the interrupt encoder 125 appear on leads ID0 - ID7 and are stored in register 450. These address bits appear on leads RMC1 - RMC5 and are applied to the MPC code selector 327 (Figure 28) and then to the MPC decoder 330 where the proper enable signal is provided to the bus buffer to effect connection to the selected microport control 110. The control register 325 also includes a register 455, asseen in Figure 29, to which is applied the reset MPC bit 12, the maintenance bit 13, and the reset MPCI bit 14 of the message on leads ID12, ID13, and ID14 from the interrupt encoder 125. The outputs from the register 455 therefore include a lead RMPC which instructs resetting of the microport control 110, a lead RMPCI which instructs resetting of the microport control interface 120, and a maintenance lead MAINT which is enabled via the gate 451 in conjunction with the write control signal WCO. The status read bit 15 of the message is also applied to the register 455 on lead ID15 and produces the output STATR to the status read decoder 340 for controlling the gating of status information from the status storage 336 through the status buffers 337 to the interrupt encoder, as seen in Figure 28.

The status read decoder is illustrated in Figure 35a, and comprises a decoder 460 which receives the first three bits of the address received from the interrupt encoder on leads RMC1, RMC2, and RMC3 and is enabled by the status register lead STATR to provide the sense signals

These sense signals are the signals which are forwarded to the status buffer 337 to enable these buffers permitting the stored status information in the status storage 336 to be forwarded through the bus transceiver 320 to the interrupt encoder.

As already indicated, the status storage 336, as seen in Figure 28, merely stores the three bits of the status from each microport control relating to priority request 1, priority request 2, and registerfree, data which the central processing unit 130 continuously scans to detect requests from each microport control 110 and indications of the availability of a register therein. The remaining status data which is message related is received in the message send control 356, as seen in

Figure 34, being applied on leads

and

via gates 471 - 474 to the status register 475. The status register 475 is controlled by the timing signals LDS and

and provides the message timeout bit MT0, the end signal, bit ES and the request denied bit RD through gates 477 upon receipt of the read control signal

from the control register in Figure 29. These three bits are then applied on leads 0D9, 0D10, and 0D11 to the interrupt encoder 125. The message bits EMB1 and EMB0 which control the sending of

•the characters from the central processing unit 130 to the microport control 110 are received from the output of the status register 475 at the input of AND gate 480. As already indicated, these bits from the message register 213 in the MPC alternate zero and one in the sending of successive characters; however, if both bits equal one, it is an indication of recoverable error, and this is provided by enabling of the output of gate 480 through gate 481 and the gates 477 to provide an indication to the interrupt encoder 125 on lead 0D8.

The receipt of a message from a microport control 110 is basically the opposite operation to the transmission of a message from the central processing unit 130 to the microport control 110. As seen in Figure 36a, the data is received from the bus buffer 118 in serial form on lead DATAI and is clocked into the SIP0 circuit 350 by the A514 clock signal applied through gates 507 and 508. The data is then converted from serial to parallel form and provided on the leads SD0 - SD7. The data is also applied through gates 500 and 501 to a counter 502 which forms part of the parity checking arrangement. The counter 502 counts the bits which are received on the lead DATAI and its outputs enable the AND gate 503 via the gates 504 and 505 at the time the parity bit is received. The output of AND gate 503 clocks the parity bit flip-flop 506 to set the flip-flop or allow it to remain reset depending upon the parity of that bit. The output of flip-flop 506 is applied along with the data outputs SD0 - SD7 to the parity generator 510 in Figure 36b where the odd or even parity of the data is determined. Upon receipt of the parity check signal PARCK at the input of gate 511 in Figure 36b, the parity of the data is supplied to the parity error flip-flop 515 which then determines whether a parity error exists by either setting or remaining reset to provide the

output.

The flip-flop 515 is reset by receipt of the write control signal

The parity check signal PARCK is generated in Figure 36a from the output of AND gate 516, whose one input receives the clock signal A514 and whose other input is enabled by another AND gate 517. The AND gate 517 is enabled by the output of gate 504 upon receipt of the next clock pulse signal on lead MPCK1. Where a parity error exists, as indicated by enabling of the output from parity error flip-flop 515 in Figure 36b, OR gate 481 in Figure 34 is enabled to provide an indication to the interrupt encoder 125 on lead 0D8 of the recoverable error. The central processing unit 130 receiving this information can then indicate to the microport control 110 that the data was insufficient and will be ignored, and that the message should be sent once again.

Barring an error in the received data, the data stored in the i nput SIP0 350. (Fig . 36a) i s appl i ed to the i nput FIF0s 520 and 522 in Figure 36 with the bits SD0 - SD3 being applied to the FIF0 520 and the bits SD4 - SD7 being applied to the FIF0 522 upon receipt of the parity check signal PARCK from Figure 36a. As already indicated, the central processing unit 130 is capable of receiving sixteen bits, and therefore, the eight bit bytes provided by the microport control 110 are to be combined into sixteen bit words under control of the input FIFO circuits 520 and 522. Each byte of the message is shifted into the FIFOs 520 and 522 in the manner indicated until data appears at the output of these FIFOs. At this point, the OR gate 528 is enabled from the output of gate 525 and/or gate 526 to set the output ready flip-flop 525, which is closed by the lead SO. Since the central processing unit 130 will not receive data until it is ready, it is for the CPU to indicate to the MPCI that it is ready to receive data by proper instruction. In this regard, as seen in Figure 39, a read control signal

is generated in the control register in response to instructions from the interrupt encoder 125 and the strobe pulse STROBE also received from the interrupt encoder 125 sets the POP FIFO flip-flop 530 via gate 529. With the flip-flop 530 set, gate 531 is enabled from the output of gate 532 with receipt of the read control signal RC3, the output of AND gate 531 being applied through gates 533 and 534 to enable, the SO lead extending to the flip-flop 525 in Figure 37. When the output ready flip-flop 525 (Fig.37) is set, the FIFOs

520 and 522 are enabled to shift the data out to a pair of registers 540 and 541, as seen in Figure 38. The second byte of the message is then allowed to propagate to the output of the FIFOs 520 and 522 so that the full sixteen bits are available at the outputs of the registers 540 and 541 and FIFOs 520 and 522. With data ready to be transmitted to the CPU, the FIFO store output control in Figure 39 provides a ready output from the ready flip-flop 545 on lead RDY which is applied through the gate circuit 550 in Figure 40 on lead 0D14 to the interrupt encoder 125 indicating that data is ready to be read. The interrupt encoder 125 will then provide a read instruction via signal

through the control register when the CPU is ready to enable the gate circuits 542 and 543 (Fig. 48) associated with the registers 540 and 541 to gate out the first byte; while, the second byte appearing at the output of the FIF0s 520 and 522 is gated through gate circuit 544 to the interrupt encoder 125. As seen in Figure 37, when no data appears at the output of the FIFOs 520 and 522, the output ready flip-flop 525 will be in a reset condition thereby enabling gate 548 to provide the signal FOE indicating that the FIFO is empty. This signal is supplied to Figure 39 and serves to clock the flip-flop 547 thereby generating the signal REGCK, which clocks registers 540 - 541. In this way, each time the REGCK flip-flop 547 is set, an indication is forwarded to the central processing unit 130 from the ready flip-flop 545 indicating that data is ready to be transmitted. The central processing unit then provides an instruction via the control register to effect, a reading of this data thereby setting the POP FIFO flip-flop 530 and the register clock flip-flop 547 in Figure 39 to generate the signals REGCK and SO to transfer data from the FIFO to the registers for subsequent transfer upon receipt of the read control signal to the interrupt encoder 125. Figures 40 and 41 illustrate the DONE control circuit which serves to indicate to the interrupt encoder 125 when a complete message has been transmitted from the microport control 110. In Figure 40, gate 552 receives the FOE (FIFO empty) signal via gate 553 at one input thereof and the

signal from the output of gate 429 in Figure 34 via gate 554 at the other input thereof. Thus, gate 552 will be enabled when the FIFO is indicated as empty and the message length counter 425 indicates that all words have been received in accordance with the message length indicated in the header of the message. Enabling of AND gate 552 via OR gates 555 and 556 result in a setting of the circuit DONE flip-flop 560 to provide an output through gate circuit 550 on lead 0015 to the interrupt encoder 125.

The gate 555 in Figure 40 can also be enabled directly from the reset signal RS provided from the interrupt encoder 125 via gate 561. As indicated in connection with Figure 29, the interrupt encoder 125 may instruct both a resetting of the microport control 110 or a resetting of the microport control interface 120 via bits 12 and 14. The resetting of the microport control is effected by generating the signal RMPC which is forwarded to gate 564 in Figure 41, the output of which is applied to the counter 565 to which the clock signal A514 is connected. When the output RSDONE is generated from the counter 565, it also sets the flip-flop 566 to produce the signal RSTART. These two signals are applied to gate 570 in Figure 40 along with the RMPC control signal to enable gate 555 and thereby provide an indication to the interrupt encoder 125 that the operation has been completed. In Figure 40, gate 575 will also effect a setting of the circuit DONE flip-flop 560 under various conditons. On the one hand, receipt of the reset microport control interface signal RMPCI from the control register in Figure 29 along with the reset signal

from the reset flip-flops 381 and 382 in Figure 32 will enable gate 576 to enable gate 575. A second condition results when gate 577 is enabled by receipt of the status register signal STATR and the read control signal RC1 via the gate 578. A third condition exists when the gate 580 is enabled by receipt of the end signal ES from the status register 475 in Figure 34 and the set output of the message on flip-flop 582 along with either the FIFO empty signal FOE or the read control signal

via gate 583.

3. The Interrupt Encoder

As seen in Figure 6, the interrupt encoder 125 forms the interface between the central processing unit 130 and various input/ output devices (I/O), such as the MPC interface 120, the attendant data I/O circuits 145, the digital conference circuits 140, the TTY control 138 and the data link 143.

The interrupt encoder 125 provides a plurality of functions, one of which is to provide the interface between the peripheral I/O devices and the CPU bus by selectively enabling a designated I/O circuit under control of the CPU 130. For this purpose, the interrupt encoder 125 is connected to the respective I/O devices by way of separate enable leads by which the I/O devices may be selectively enabled to connect to the central processing unit 130 via the peripheral bus. Certain I/O devices, such as the attendant data I/O circuits

145 gain access to the central processing unit 130 by generating interrupt requests. For an attendant, who is keying data which must be acted upon immediately, it is necessary to gain access to the central processing unit 130 more quickly than the man or machine operated equipment which may be requesting service and which can be made to wait for higher priority requests to be serviced. The interrupt encoder 125 receives the various interrupt requests from the I/O devices, generates interrupt vectors according to a predetermined priority, and initiates a single interrupt request to the central processing unit 130. The interrupt encoder 125 also includes a boot strap and read only memory which is used during system initialization to load the system. Thus, during a power-up operation the central processing unit 130 will address the interrupt encoder 125 and request the contents of the boot strap ROM to effect initialization of the system. The final function of the interrupt encoder 125 is to provide a 4 millisecond sync pulse to generate a real time clock interrupt to the central processing unit 130 for incrementing date and time counters.

Figure 42 is a general block diagram of the interrupt encoder 125 showing the path of data to and from the central processing unit 130 and the 1/0 devices as well as the various control circuits which process the interrupt requests and generate the device enable signals for enabling the 1/0 devices.

Data and address information from the CPU is provided via the CPU bus to the send/receive buffer 600. Data is then forwarded from the buffer 600 through the data bus buffer 601 to the peripheral data bus, which extends to all of the I/O devices so that the data applied to the bus will be received by each I/O device. However, the address information provided from the output of the buffer 600 is received and stored in the address store 602, and includes selected bits which identify a particular I/O device. These bits are forwarded to the decode device enable circuit 603 which decodes the address bits and drives the send device enable circuit 604 to generate a device enable signal which will enable the single selected one of the I/O devices identified by the decoded address. Thus, only the enabled I/O device will receive the data which has been applied to the peripheral data bus from the central processing unit 130.

The address which is stored in the address store 602 also includes bits which may indicate that the central processing unit 130 desires to read the data stored in the ROM 606. These bits are forwarded from the address store 602 to the ROM enable circuit 605 which enables the ROM 606 and the ROM buffer 607. The contents of the ROM 6C6 are then forwarded through the buffer 607 to the send/receive buffer 600 from which the data is forwarded to the CPU on the CPU bus.

Since interrupt requests may be generated at the same time from a plurality of I/O devices, some means is normally provided for servicing the Interrupt requests in some sequential order based on priority; however, such a "daisy - chain" type of selection provides inherent disadvantages in that a disabled I/O device which may be permanently providing an interrupt request could prevent service to the other I/O devices following it in the sequence of service. Accordingly, means is provided by which the central processing unit 130 may disable or mask an interrupt request from an I/O device with the scanning or priority selection of the interrupt request then being carried out only with respect to those unmasked requests which remain. As seen in Figure 42, the interrupt request from the I/O devices are received in a gating circuit 610 to which is applied selectively one or more masking signals from a mask circuit 609 based on data received from the central processing unit 130 via the send/receive buffer 600. In other words, the central processing unit 130 can selectively disable the gates associated with the interrupt request lead of selected I/O devices on the basis of data supplied to the read/write mask circuit 609. This is accomplished by the CPU including in the address information stored in the address store 602 a bit which request the receipt of masked data, which bit is forwarded to the mask enable circuit 608 which enables the read/write mask circuit 609 to permit it to receive data in the form of mask instructions from the central processing unit 130.

The interrupt requests which are not masked by the mask circuit 609 are forwarded to an interrupt request store 611 and are then supplied to a priority encoder 612. The priority encoder 612 selects a single interrupt request on the basis of a predetermined priority, and uses this selected interrupt request to generate a vector which is forwarded through the vector buffer 613 to the central processing unit indicating the I/O device which is requesting service.

The various functions which are performed by the interrupt encoder 125 are performed under control provided by the central processing unit 130 via the control circuit 614, which is controlled by the control signals received on the CPU bus not only to perform its own internal operation but also to supply via the control buffer 615 various control signals required by the I/O devices to perform register selection and to shift data out or receive data in as required by the CPU.

In communicating with the interrupt encoder, the central processing unit 130 will first forward sixteen bits including address information and then follow it with sixteen bits providing data. Thus, data forwarded to the interrupt encoder 125 from the CPU is always preceded by address information.

Referring to Figure 43, which illustrates the send/receive buffer 600, a differential gate arrangement 620 provides the interface between data going to and from the CPU on leads

and data on leads RDALO - RDAL15 going to the various circuits within the interrupt encoder as well as the data bus buffer 601 which interfaces with the peripheral data bus and the I/O devices. Data coming from the various circuits within the interrupt encoder and from the I/O devices via the peripheral data bus are applied on leads

Any communication between the central processing unit 130 and an I/O device occurs under control of the central processing unit 130 which supplies address information to the interrupt encoder 125 on leads BALO - BAL15, the data passing through the differential gate arrangement 620 in Figure 43 onto leads RDALO - RDAL15, which extend to the address store 602 illustrated in Figure 44. At the time the address information is forwarded, the CPU also will forward the control signals

and

to a gate circuit 625 which provides an output through gate 626 clocking the address information into the address store 602. Bits 13, 14, and 15 of the address define the user area of the memory, a characteristic feature of the PCP 11/40 or LSI/11 multi-user computers, and receipt of these bits in the address store 602 in Figure 44 will be detected by gate 603 to provide an output on lead BANK7. In addition, the gate circuit 625 will enable the SYNC lead upon receipt of the BSYNC signal from the central processing unit 130. This signal BANK7 and the synchronizing signals SYNC along with the address bits

ADD9,

ADD11, and ADD12 will be detected to indicate that the address received relates to an I/O device or an interrupt mask at gate 630 in Figure 46. As a result, gate 630 will enable lead which serves to enable the decoder 635 in Figure 45 to decode the address signals ADD3 - ADD7, representing the identity of the I/O device being addressed by the CPU. The decoder 635 causes a device enable to be forwarded on one of the lines

to the I/O devices to enable one selected I/O device to receive data from the CPU or send data to the CPU via the peripheral bus and through the interrupt encoder 125. The CPU now sends either a command requesting data transfer into the CPU by enabling lead

in Figure 43 or requests that data be sent out to the I/O device by enabling lead

.

Where data is to be transferred to the I/O device from the central processing unit 130, the

signal from the central processing unit 130 enables the DTOUT lead at the output of the gate 621 which extends to the gate circuit 641 in Figure 47. With the

lead from

Figure 46 enabled, the DTOUT lead will provide the control signal

to the I/O devices indicating that data is to be forwarded from the CPU. In addition, the address bits ADD1 and ADD2 will be forwarded from the address store 602 in Figure 44 to the gate circuit 640 in Figure 47 and will generate register select signals on leads

in response to receipt of the

control signal. Thus, the I/O device will be notified that data is to be received and will be instructed as to which register to select for such data. Data is received from the CPU on leads

at the differential gate arrangement in Figure 43 subsequent to receipt of the address and will pass on output leads RDALO RDAL15 to the data bus buffer 601 illustrated in Figure 48. This data will be applied through a gate arrangement 650 to the peripheral bus on leads DABO - DAB15 to the I/O devices upon generation of the gating signal

in Figure 46. This gating signal is generated in conjunction with generation of the DDOUT signal from the output of gate 621 in Figure 43 as well as the enabling of gate 631 from the output of gate 630 in Figure 46. In other words, the gate signal

results from the fact that the address provided from the CPU represents either an I/O device or an interrupt mask and the CPU has indicated a data out operation.

In the transfer of data on the peripheral bus to the I/O devices, it is possible that not all of the bits will reach the I/O device at the same time due to propagation delays which might occur. Thus, the I/O device is not finally enabled to receive the data applied to the peripheral bus until a strobe pulse is sent out from the interrupt encoder 125. In Figure 46a the DTOUT signal will be applied through gate 632 to enable the strobe delay circuit 635 which is driven from the master clock and provides the strobe signal SSTB via gate 634. When the I/O device has received all of the data forwarded from the central processing unit 130, it will send a reply signal

which is received at gate circuit 642 in Figure 47 and is applied to the AND gate 645. The gate 645 is enabled by the signal ADDEV from gate 631 in Figure 46 and enables the lead

extending to the input of gate 619 in Figure 43. The output of gate 619 is applied through gate 622 to the lead directly to the CPU indicating that a reply has been received from the I/O device and the sequence is completed.

The receipt of data from an I/O device via the CPU is handled in a similar manner to the transfer of data to the I/O device. This is initiated by the CPU enabling the

lead in Figure 43 which is applied through gate 623 to enabled lead DTIN which extends to one input of AND gate 636 in Figure 46a. The AND gate 636 is enabled by the output of gate 631 indicating that the address received is that of an I/O device or interrupt mask, thereby enabling lead

As seen in Figure 48, the peripheral data bus represented by leads DABO - DAB15 extends through differential gate arrangement 650 and applies data from the I/O devices onto leads RDCT0 - RDCT15 to the read I/O data gates 655 in Figure 49.

Upon receipt of the gating signal

the data gates 655 are enabled to apply the data on lead DCTO - DCT15 to the differential gate arrangement 620 in Figure 43 where the data is transmitted out to the CPU on leads

In transmitting data from the I/O device through the differential gate arrangement 620 in Figure 43, the gates are enabled by the enabling signal

derived from Figure 46a from the

signal generated at the output of gate 636 in Figure 46a. Thus, the data from device enable signal

provides the means for enabling the receive gates in the differential gate arrangement 620 to permit the CPU to receive data from an I/O device.

As in the case of sending data out to an I/O device, data cannot be received by the CPU from the I/O device until it is so instructed. Thus, the DTIN signal generated at the output of gate 623 in Figure 43 is applied through gate arrangement 641 (Fig.47) which is enabled by the

gate signal from the output of gate 630 in Figure 46a to provide the control output signal

to the I/O device instructing that data is to be forwarded to the CPU. In addition, the DTIN signal is applied to the other input of OR gate 632 in Figure 46a to enable the strobe delay circuit 635 which forwards a strobe signal to the I/O device from the output of gate 634 on lead SSTB -to provide the final enable for data transfer from the I/O device to the CPU. Once the I/O device has transmitted all of the data which it has for the CPU, it will send the signal

in the same manner already described to provide an output from gate 645 in Figure 47 on lead

to gate 619 in Figure 43, which indicates to the CPU on lead

at the output of gate 622 that the I/O device has completed its transmission of data to the CPU.

As can be seen form the foregoing description, transfer of data to and from the CPU through the interrupt encoder 125 is always initiated by receipt of an address in the interrupt encoder 125 from the CPU which designates either a particular I/O device to be addressed or an interrupt to be processed. This is followed by command signals from the CPU indicating either a data-in operation or a data-out operation to designate whether data is to be forwarded from the CPU or is to be received by the CPU either from the interrupt encoder 125 or from an I/O device through the interrupt encoder 125. In addition to data transmission to and from the CPU, the interrupt encoder also controls the processing of interrupts from the I/O devices. In this regard, the various interrupt requests are gathered in the interrupt encoder 125 and a determination is made as to whether or not the CPU desires to mask any particular interrupt before it is further processed. The interrupt encoder 125 then selects on a priority basis one of the received unmasked interrupt requests and generates a vector to the central processing unit 130 designating the I/O device which has been selected so that the CPU may address that I/O device as required. The system is designed to handle up to twenty-four interrupt requests from various I/O devices, which interrupt requests will be generated for the most part from the various operator positions in the operator complex. Figure 51 shows a portion of the interrupt request store 611 which receives interrupt requests 1 through 7 on leads IFD1 - IFD7 to one input of the respective AND gates 657a - 657h. The other input of the AND gates 657 are connected to respective mask interrupt flip-flops 658a - 658h which store the mask information relating to each of the I/O devices capable of generating an interrupt request. If the AND gate 657 is enabled by the mask interrupt flip-flop 658 connected thereto, the received interrupt request on one of the leads

IFD1 - IFD7 will be permitted to pass to the associated one of a plurality of interrupt request flip-flops 659a - 659h where the interrupt request will generate a vector oh the associated one of the lines

Unmasked interrupt requests appear at the output of the gates 657 on leads

During system power-up, the central processing unit 130 will enable the lead

in Figure 50 to provide an output from gate circuit 660 through gate circuit 661 on lead

to the I/O devices, producing an initialization of the I/O devices. At the same time, the output of the gate circuit 660 will be applied through inverter 662 to enable lead

which serves to reset the mask interrupt flip-flops 658 and interrupt request flip-flops 659 in Figure 51. With all of the interrupt mask flip-flops 658 reset, no interrupt request can be recognized by the central processing unit 130 since the AND gates 657 will all be disabled. Thus, during initialization of the system, until the mask flip-flops 658 are set by the central processing unit 130, no interrupt request can be recognized by the system.

In setting the mask bits in the interrupt encoder, the CPU will forward address information to the interrupt encoder along with the control signals

and in Figure 44 to store the address in the address store 602 in the manner already described. The stored address will enable gate 630 in Figure 46 to enable leads

via gate 631 and lead ADDEV, indicating that the address relates either to an I/O device or to an interrupt mask. The lead

will enable the decoder 635 in Figure 45 to decode the address bits ADD3 - ADD7, which in this case will designate an interrupt mask function and result in the enabling of the lead

at the output of the decoder ,635.

The CPU will now send the control signal BDOUT, which is received in Figure 43 and applied through gate 621 to the lead DTOUT. As seen in Figure.46a, the lead DTOUT is applied to AND gates 670 and 671, which are enabled via gates 672 and 673 by the signal

from the decoder 635 in Figure 45 and the address bit ADD! received from the address store 602 in Figure 44. The enabled AND gate 670 will generate the control signal CMR1 which serves to enable the mask interrupt flipflops 658 in Figure 51 to receive the mask bits from the central processing unit 130. The enabled AND gate 671 will produce a second control signal CMR2 which serves to control in a like manner the mask interrupt flip-flops (not shown) associated with interrupt requests 8 through 24. Simultaneously with enabling of either of the gates 670 or 671, a reply will be generated via gate 674 and gate 675 in Figure 46 on lead

to gate 619 in Figure 43. As indicated previously, enabling of gate 619 will produce an output via gate 622 on lead

to the CPU indicating receipt of the instructions and data.

The mask bits are received from the CPU on leads

-

in Figure 43 and pass through the differential gate arrangement 620 to leads RDAL0 - RDAL15. Referring to Figure 51, the leads RDAL0 - RDAL7 provide the bits associated with interrupts 1 through 8 to selectively set the interrupt mask flip-flops 658. If the CPU wishes to mask the interrupt request from any particular I/O device, it merely provides no bit to the mask interrupt flip-flop 658 associated with that I/O device so that that flip-flop will remain reset. Thus, if an interrupt request is received from the particular I/O device, the AND gate 657 to which that interrupt request will be applied will remain disabled since it will not receive the necessary mask bit from the associated mask flip-flops 658. As a result, the system will not recognize that interrupt request. However, for all interrupt requests which the system will accept, the CPU will set the interrupt mask flip-flop 658 to enable the associated AND gate 657 upon receipt of that interrupt request.

The unmasked interrupt requests which appear at the outputs of the gates 657 in Figure 51 are applied to a combination of OR gates 663 - 667 in Figure 50 to an interrupt request filter and delay circuit 668, which provides an output through gate circuit 669 on lead to the central processing unit 130. When the lead

is enabled it indicates to the central processing unit 130 that at least one unmasked interrupt request has been received in the interrupt encoder and requests that the central processing unit give attention to the handling of this interrupt request. The central processing unit 130 replies by sending the control signal

which is received in Figure 43 and provides at the output of gate 623 the data-in control signal DTIN. The data-in control signal DTIN is applied to the interrupt request store flip-flop 680 in Figure 53 to which is also applied the interrupt request signal INTREQ from the output of the interrupt request filter and delay circuit 668 in Figure 50. These signals serve to set the flip-flop 680 thereby enabling one input to AND gate 681. The central processing unit 130 then forwards the signal

which is applied through gate circuit 682 to the other input of the AND gate 681. The enabling of the AND gate 681 produces the output enable signal

to the vector buffer gates 690, 691, and 692 in Fig. 52. The vectors which are generated at the output of the interrupt request flip-flop 659 in Figure 51 are applied to the encoder circuits 693, 694, and 695 in Figure 52, which circuits are interconnected in such a way that priority is first given to the inputs to encoder 696, second priority is then given to the inputs to encoder circuit 694, and the lowest priority is given to the inputs to encoder circuit 693. The vector inputs to each of the encoder circuits 693 - 695 provides a decimal-to-binary encoding giving the highest priority to the lowest order vector and the lowest priority to the highest order vector in each group of inputs to each encoder circuit. The outputs of each of the encoder circuits 693 - 695 are applied to respective OR gates 696, 697, and 698 through the vector buffer gate circuit 690 onto data leads DCT3, DCT4, and DCT5, respectively.

If the vector which is selected is included in the first group of vectors received on leads

at the input of encoder 695, the bits provided on leads DCT3 - DCT5 will be sufficient to indicate to the central processing unit 130 that the vector is included in the highest priority group. On the other hand, if the vector is included in the second group provided at the output of encoder circuit 694, a bit will also be provided via gate 699 on lead DCT5 to indicate to the central processing unit 130 that the vector is one of the second group of vectors received on leads

In a similar manner, if the selected vector is included in the lowest priority group including leads

through

at the input of encoder circuit 693, a bit will be provided via gate 700 through the vector buffer gate circuit 691 on lead DCT6 providing an indication that the vector designation is included in the lowest order group.

Upon generation of the enable vector signal

which enables the buffer vector gate circuits 690, 691, and 692 to transfer the vector designation to the central processing unit 130, the enable signal also is applied to gate 626 in Figure 46b to generate the signal at the output of gate 627 which enables the differential gate arrangement 620 to connect the leads DCTO - DCT15 to the central processing unit 130 on leads

The enable vector signal

is also applied to the gate 619 in Figure 43 to provide a reply to the central processing unit 130 via gate 622 on lead

The central processing unit 130 may then act on the received vector.

The mask bits stored in the interrupt encoder may be periodically scanned by the central processing unit 130 and updated if any changes may be necessary in the status of various I/O devices capable of generating interrupt requests. In this regard, the central processing unit 130 may review the mask bits which are stored in the interrupt encoder by forwarding an address along with control signals

and

in Figure 44. The address information is stored and the signals SYNC and BANK7 along with selected address bits enable gate 630 in Figure 46 in the manner already described to produce the address control signals ADDEV at the output of gate 631 and

Thus, the decoder 635 in Figure 45 is enabled by the

signal to decode the address bits ADD3 - ADD7 producing the output

The CPU then forwards the control signal

which is received in Figure 43 and results in enabling of the data-in lead DTIN at the output of gate 623. With the generation of DTIN, and the enabling of gates 672 and 673 in Figure 46 as a result of the

output from the decoder 635 in Figure 45 and the address bit ADD1 from the address store 602 in Figure 44, AND gates 676 and 677 will be enabled to produce the enable mask signals

and

which are applied to the input of gate 619 in Figure 43 to generate an immediate reply to the central processing unit 130 via gate 622 on lead

The mask bits which appear in the interrupt mask flip-flop 658 such as seen in Figure 51, are applied to a plurality of gate circuits 710 - 715 in Figure 54. With receipt of the enable mask signals

and

the gate circuits 710 - 715 are enabled to pass the mask bits to data leads DCT0 - DCT15. In this regard, it will be noted from Figure 46 that by controlling the first address bit ADD1, gate 676 can be enabled first from the output of gate 673 and then gate 677 will be enabled in a second operation directly from the output of the address store 602. Thus, the twenty-four mask bits will be forwarded to the central processing unit in two groups consisting of bits 0 through 11 in a first group and bits 12 through 23 in a second group. The control over the differential gate arrangement 620 in Figure 43 is effected by generation of the enable bus signal

in Figure 46b at the output of gate 627 when gate 626 is enabled by either of the enable mask signals

and

The successive group transfer of bits in this case also applies to the earlier description in connection with the reading of the mask bits from the central processing unit. If the central processing unit desires to change any of the stored mask bits in the interrupt encoder 125, it merely clears the mask bit flipflops in the manner already indicated, which temporarily prevents the system from acting on any interrupt requests until new mask bit data is forwarded to the interrupt encoder in the manner already indicated previously. A further function of the interrupt encoder is to provide a boot strap program for the central processing unit during a power-up operation. The contents of the boot strap program which are stored in a read only memory can be accessed by request from the central processing unit 130. This is initiated as in other functions by forwarding from the central processing unit 130 the control signals

and in Figure 44 along with address information received at the address store 602 on leads RDALO - RDAL15. The address bits ADD9, ADD10, ADD11, and ADD12 along with the control signals SYNC and BANK7 are forwarded to the internal enable gates 720 - 724 in Figure 53 where an enable signal

is generated at the output of gate 724 to address the read only memory 606 in Figure 55. The ROM 606 receives the address on leads ADD1 - ADD8, and

and is enabled by the signal

The CPU then forwards a control signal

to the interrupt encoder where it is received at gate 623 in Figure 43 and enables the data-in lead DTIN. Enabling of the data-in lead DTIN in conjunction with enabling of the AND gate 724 in Figure 53 through OR gate 725 will enable the AND gate 726 to generate the enable ROM signal

This signal is forwarded to the ROM buffer gates 730, 731, and 732 in Figure 55 to gate out the data in the ROM. With the generation of the enable signal

gate 619 in Figure 43 is enabled providing a reply through gate 622 on lead

Also, gate 626 is enabled in Figure 46b to provide an output from gate 627 on

to enable the differential gate arrangement 620 in Figure 43 to permit the data to be transmitted from leads DCTO - DCT15 onto the bus leads

to the central processing unit 130.

The final function performed by the interrupt encoder consists of periodically forwarding to the central processing unit 130 an event line interrupt occurring every 4 milliseconds. As seen in Figure 56, the 4 millisecond clock pulse providing a real time clock interrupt is applied through the Schmitt trigger circuit 740 and gate circuit 742 to enable the

lead to the central processing unit so that a clock pulse of 125 microsecond duration is forwarded to the central processing unit 130 every 4 milliseconds as a real time clock interrupt for the purpose of incrementing date and time counters therein.

D. THE DIGITAL TRANSMISSION NETWORK

Figure 57 schematically illustrates the time-division multiplex data transmission path through the system in accordance with the present invention. The pulse code modulation circuit 105 connected to a sending telephone station S samples each of twenty-four input analog terminations at a rate of 8,000 per second. The samples are converted to eight-bit pulse code modulation words and are multiplexed to provide a 1.544 MB serial digital output in a modified D3 channel bank format. Each of the 8,000 samples results in a "frame" of data consisting of one eight bit PCM word for each of the twenty-four input analog signals (8 × 24 = 192) and a 193rd bit used for frame synchronization at the receiving end. The data is supplied to a data conditioner DC0, which converts the eight bit serial data of D3 format to an eight bit parallel PCM word at the 1.544 MB rate, and supplies this data to a matrix switch MSO.

The matrix switches MSO and MS5 along with the expanderconcentrator 800, as seen in Figure 57, form part of a typical data switch arrangement in which data is transferred through the matrix switches and the expander-concentrator by time slot interchange in time slots of a repetitive time frame assigned and controlled by the central processing unit 130. Each matrix switch MS includes a send data memory and a receive data memory, and the system clock controls the operation of these memories in such a way that data from the data conditioner DC is applied to and stored in the send memory at the same time that data stored previously in the receive memory is gated out to the data conditioner DC. During the second half of the clock cycle, the data which has been stored in the send memory undergoes time slot interchange by transferring it from the send memory into the receive memory. Thus, as seen in Figure 57, data from the data conditioner DC0 will be shifted into the send memory of the matrix MS0 during the first half of the clock cycle. During the second half of the clock cycle, the data which has been stored in the send memory of matrix MSO will be transferred through the expander-concentrator 800 to the receive memory of the matrix MS5, and during the first half of the following clock cycle this data stored in the receive memory of the matrix MS5 will be shifted out to the data conditioner DC5.

The eight bit parallel PCM word received from the matrix MS5 in the data conditioner DC5 will be converted to serial format and outputted to the pulse code modulation circuit 106 the circuit 106 will convert the eight bit PCM word to voice frequency and apply it to the receive telephone station R. During the transmission of data from the pulse code modulation circuit 105 (106) the internal clock in the fourth group is disabled and bit synchronization is obtained by driving the transmit section with a 1.544 MHz clock supplied the system master clock. The internal transmit frame generator also is disabled and the transmit section of the port group is "force" framed by a master frame pulse supplied by the master clock. This assures that all the transmitters of the respective port groups are bit and frame synchronized with respect to each other and with respect to the other transmission hardware within the system. In the reception of data, the pulse code modulation circuits establish bit synchronization by deriving clock from the received data signal and establish frame synchronization by decoding the frame pattern contained in the 193rd bit position of the data signal.

Figure 58 illustrates a typical example of the digital transmission network in accordance with the present invention for a 960 port system, such as previously described in connection with Figure 6. Such a system provides six matrix switches MS0 - MS5 in the common control 101, with each matrix switch being capable of handling data derived from four port groups or three port groups and a miscellaneous cell and another lead from a digital conference circuit. The two pulse code modulation circuits 105 and 106 in each port group provide a line on the port group highway to the digital transmission network. Thus, each of the data conditioners DC0 - DC5 has eight incoming lines each carrying serial data associated with twenty-four ports, and converts the serial data to eight bit parallel words and transfers the eight bit parallel words to the associated matrix switch MS0 - MS5. Time slot interchange in the system is effected by the central processing unit 130 through the interrupt encoder 125 and the controller 122, the latter directly controlling the respective matrix switches MS0 - MS5 in accordance with instructions received from the central processing unit 130. Each matrix switch operates on an essentially standard time-division multiplex concept for time slot interchange. A set of eight memories are used on the send side to receive the eight bit words from the data conditioner and a set of eight memories are used on the receive side to store the data required for output to the data conditioner. The memories are time shared with the first half of the clock cycle being used for input/output to the line side interface (data conditioner) and the second half of the clock cycle for time slot interchange.

Since there are 192 unique inputs applied to the matrix, only 192 memory locations are utilized for input/output data. However, due to the frame data bit incorporated in the serial data stream, there are in reality 193 time slots available for time slot interchange. During the first half of the clock cycle, memory addressing is under control of a sequential counter which steps through the 192 memory addresses. Data for the equivalent line address is clocked into the send memory and from the receive memory at this time. During the second half of the clock cycle, memory addressing is under control of the call store memories which transfer data from the send memory to the receive memory in accordance with the preprogrammed data received from the central processing unit 130 via the controller 122 and stored in the store memories. The expander-concentrator 800 enables time slot interchange between any of six matrix send memories to any one of the six matrix receive memories. To guarantee the integrity of the idle line condition to the port group, and to prevent transmission of random characters to idle receive ports, a write after read memory cycle is incorporated in the receive data memories to restore them to the idle line condition after data is transferred out.

The call store memories in each matrix switch are programmed by the controller 122 which in turn receives its direction from the central processing unit 130. The call store memory consists of twenty-three individual memories. Eight memories store the send port number with a ninth memory used to designate whether the time slot is active or inactive, i.e., reserve. Eight memories store the receive port number with a ninth memory being used to designate the active-inactive status. Five memories are then provided to store the cross-office highway number through the expander-concentrator 800.

The controller 122, under control of the central processing unit 130, has the capability to write data into any given time slot in the call store memories, read data previously stored in any given time slot, or search the receive store memory to determine the time slot a given receive port number has been stored in. The send active-inactive and receive active-inactive memories provide the ability to store call data in the matrix and reserve time slots while data transfer is inhibited. Programming inactive call data does not interfere with data transfer on active time slots, and further permits reserving a time slot for a given port while at the same time actively transferring data with the same port on a different time slot without interference.

The expander-concentrator 800 is a space-divided network which permits up to six matrices to be interconnected, and consists basically of combinational logic which steers the data by the cross-office highway address information supplied from the matrix cross-office memory stores.

1. The Data Conditioner

The data conditioner, the details of which are illustrated in Figure 59, basically forms a serial-to-parallel and a parallel-to-serial multiplexer/demultiplexer. In this regard, the data conditioner accepts input digital data from eight input sources and multiplexes this data by converting the serial data to eight bit parallel words which are then transferred sequentially to a matrix switch. Conversely, the data conditioner receives eight bit parallel words from the matrix switch and demultiplexes this data by converting these words into serial data which is then outputted on respective output lines.

Referring to Figure 59, serial data on eight input lines from port cells, a miscellaneous cell, and/or a digital conference circuit are received at a serial-in parallel-out (SIPO) circuit 801, which consists of eight shift registers. Since the data received is bit and frame synchronized by the master clock, the data on each of the eight input signal lines is positionally conincident. Thus, one eight bit PCM word from each of the input signal lines is shifted into a respective one of the eight shift registers which make up the SIPO circuit 801. Upon loading the eighth bit, the contents of the eight registers are broadside loaded into a parallel-in serial-out (PISO) circuit 802, which also consists of eight shift registers, which provide the eight words in such a form that they are now bit parallel and word serial. During the next eight clock cycles, the eight words in the shift registers of the PISO circuit 802 are clocked out to the matrix switch while the next set of eight words are shifted into the input register formed by the SIPO 801. The shifting process is synchronized by the master frame pulse derived from the master clock which also injects an additional shift pulse at the appropriate time to compensate for the frame data bit, under control of the data flow control circuit 803.

Data output from the data conditioner is the reverse procedure with the bit parallel word serial data from the matrix switch being received at a serial-in parallel-out (SIPO) circuit 804, which broadside loads the data into a parallel-in serial-out (PISO) circuit 805. Eight channels of serial data are then supplied through a timing control circuit 806 in which a frame pattern generator under control of the data flow control circuit 803 inserts the appropriate frame bit in the 193rd bit position of each frame. Figure 60 is a circuit diagram of the data flow control circuit 803 and Figure 61 is a timing diagram illustrating the various clock signals which are generated from the master clock and control operation of the data conditioner. The master clock provides the basic clock signals at the 1.544 MHz rate which control the sending and receiving of data through the data conditioner on leads 1544A and 1544B to the Schmitt trigger circuits 808 and 809, respectively. The outputs of the gate circuits 808 and 809 respectively control an A counter 810 which controls the sending of data through the data conditioner to the matrix switches and a B counter 811 which controls the transfer of data from the matrix switches through the data conditioner. The master clock also generates the timing signals

and

each being pulses of 680 nanoseconds duration. The signal UFT occurs 2.592 microseconds after the beginning of the FRAME pulse, the signal

occurs 7.424 microseconds after the beginning of the FRAME pulse, and the signal

occurs 12.636 microseconds after the beginning of the FRAME pulse. These pulses are used to select the proper time synchronization of broadside loading of the registers in the data conditioner with respect to the position of the bits in the data bit stream to be converted and forwarded to the matrix switches. The signal

is provided from the master clock through the

Schmitt trigger circuit 812 and gate 813 when the FRAME bit has just been shifted into the SIPO circuit 801 so as to ensure that the A counter 810 will be preset at this time to a count of eight. The counter 810 increments each time a data bit is shifted in, so that it is at the count of fifteen when the last bit (8) is shifted in indicating that a broadside loading may occur when the timing signal

from the master clock is provided via Schmitt trigger circuit 814 to the load gates 815 - 818. The timing of data from the matrix switch is effected in a similar manner under control of the B counter 811, which is preset upon receipt of the timing signal

via Schmitt trigger 820 and gate circuit 821 to a count of eight. Receipt of the signal DF13 indicates that the positioning of the FRAME bit has been shifted in and that channel A is the next bit to be shifted in. The actual framing pattern is generated and inserted on the data bit stream upon receipt of the timing signal

which indicates that the last serial bit data has been shifted out and that the FRAME bit is to be next sent.

Timing signal

is received from the master clock via Schmitt trigger circuit 822 and is applied to the frame select counter 825 which is clocked from the output of Schmitt trigger circuit 814 upon receipt of the timing signal

The frame select signal FRMSEL is generated from the output of the counter 825 and this output is also applied through the framing pattern counter 826 to generate the framing pattern signal FRMPAT at the output of gate 287. The register loading signal

and the data shift signal SOA are generated from the outputs of gates 815 and 816 via a gate circuit 829 for controlling the transfer of data through the data conditioner to the matrix switches, and the loading signal

and the shift data signal SOB are provided at the outputs of gates 817 and 818, respectively, to the gate circuit 829.

Figure 62 illustrates the SIPO circuit 801 which basically consists of a plurality of eight bit shift registers 830 - 837. The receive pairs associated with eight data channels from port cells, miscellaneous cells, and/or a digital conference circuit are provided on leads DOA,

through DOH,

which connect to respective data receivers 839 - 842 where the receive pairs are converted to unidirectional lines X0 - X7. The serial data provided on each of the receive channels X0 - X7 is applied to a respective one of the shift registers 830 - 837 where the serial data is shifted in in time with the clock signal

received from the data flow control circuit 803. Each channel is shifted into its respective SIPO shift register at the same time at the clock rate, and after all eight serial bits have been shifted in, data is available at the output of the respective shift registers in parallel form.

Referring also to Figure 63, the data which has been shifted into the registers 830 - 837 in Figure 62 is broadside loaded into a plurality of shift registers 846 - 853 which make up the PISO circuit 832. All sixty-four bits are loaded into the shift registers at the same time except the eight words are now provided in the registers 846 - 853 in bit parallel word serial form. The data conditioner therefore has performed a multiplexing operation in taking the serial data from eight respective input channels and providing this data as one word from each channel provided successively in parallel form at the outputs of the registers 846 - 853 to the matrix switch. Loading of data into the registers 846 - 853 occurs upon receipt of the broadside load signal BLA from Figure 60 and the shifting out of the data to the matrix switches occurs upon receipt of the shift-out signal SOA.

Figure 64 illustrates the SIPO circuit 804 which receives data as eight bit parallel words from the matrix switch on leads B0 - B7 which data is shifted into a plurality of shift registers 855 - 862 via respective Schmitt trigger circuits 863 - 870 in time with the clock signal

provided by the data control flow circuit 803 in

. Figure 60. When eight channels of data have been shifted into the registers 855 - 862, they are broadside loaded into shift registers 871 -

878 in Figures 65a and 65b, which registers comprise the PISO circuit 805. The shifting of the data from the registers 855 - 862 into the registers 871 - 874 is effected upon receipt of the load signal TJLB from the data flow control circuit 803 in Figure 60. When the data has been loaded into the registers 871 - 878, and upon receipt of the shift-out signal SOB from Figure 60, data is shifted out in serial form to circuits 879 and 880 which serve to insert the FRAME bit in the signal under control of the timing signals FRMPAT and FRMSEL from the data flow control circuit 803.

Eight channels of serial data are provided by the circuits

879 and 880 to driver circuits 881 - 884 which serve to convert the. unidirectional lines to the receive data pairs which extend to the port cells, miscellaneous cells and/or digital conference circuits at the frame rate of 1.544 MHz under control of the timing signal 1.544C from the data flow control circuit 803. The driver circuits also serve to "return to zero" the data bit stream which is sent back to the port group. This means that the second half cycle of every data bit and frame bit is brought to zero. This is done to ensure bit synchronization in the port group and is accomplished in the data conditioner by gating the serial data bits with the 1.544 MHz clock.

2. The Matrix Switch Figure 67 is a general block diagram of the matrix switch, the principal components of which are the send data memory 890, the receive data memory 891, and the store memory 894. The matrix switch is a time division multiplex switch which interchanges eight bit parallel time slots from the input to the output, the matrix having a single eight-bit wide cross-office highway output and a dual eight-bit wide cross-office highway input. Interconnection of a plurality of matrices can be accomplished by use of the space-divided expander/ concentrator 800.

The operating speed of the matrix switch is 1.544 MHz, the combined effect of the 8,000 sample per second rate and 193rd framing bit with the D3 format resulting in 192 input-output time slots and 193 switching time slots, which are generated within the clock and memory control 892 along with other control signals necessary to the functioning of the matrix switch. Functionally, the matrix switch performs continuous synchronous time slot interchange between the send data memory 890 and the receive data memory 891 through the expandor/ concentrator 800 under control of the address data contained in the store memory 894. The matrix is transparent with respect to time slot data, the data out being equivalent to the data in with no restrictions on time slot contents or format. The time slot interchange and store memory programming functions are sufficiently independent that the two operations can be reviewed separately.

The store control logic 893 is responsive to the clock and control signals from the clock and memory control 892 as well as control and address signals from the controller 122, which is responsive to commands from the central processing unit 130. The store control logic 893 is basically responsible for the comparison of address information received from the controller with stored information in the memory store 894 and serves to control the three basic functions of the matrix switch, i.e., read, write, and search, once a match has been detected between the received and stored address information. The control data output circuit 895 is responsive to the store control logic 893 for forwarding to the controller 122 information stored in the store memory 894 upon request from the controller 122. Thus, the matrix switch provides not only time slot interchange of data under control of the controller 122, but also provides to the controller 122 upon request data which is stored in the store memory 894.

The clock and memory control circuit 892 is illustrated in greater detail in Figures 68 and 69, and the operation of this circuit can be determined from the timing diagram illustrated in Figure 70. The clock and memory control circuit accepts clock signals from the master clock (Fig.66) and regenerates the internal clock and memory control signals required for time slot interchange and store memory programming. All internal timing is synchronized to these input clock signals. The time slot and send data memory address counter 900 and the receive memory address counter 901 are each eight stage counters which provide up to 256 distinct addresses for memory control (256 time slots). The counter 900 is incremented by the positive going transition of timing signal

from the master clock applied through Schmitt trigger circuit 902 and gate 903; while, the counter 901 is incremented in a similar manner from the output of Schmitt trigger circuit 902 via gate 904 on lead CCLK. Both of the counters 900 and 901 are synchronized to the zero condition in coincidence with the external load signal supplied by the master clock on lead

supplied to counter 900 via Schmitt trigger circuit 905 and gate 906 on the one hand, and supplied to counter 901 via Schmitt trigger circuit 907 and gate 908 on the other hand. The counter 900 supplies the address data for the send data memory 890 during the input portion of the send memory cycle and continuous address data for the store memory 894. The receive data memory address counter 901 supplies the address for the receive data memory 891 during the output portion of the receive memory cycle.

The send and receive data memories 890 and 891 are time shared for the input-output function and real time data transfer (time slot interchange). In this regard, the control signals RMC and SMC generated by the receive data memory control 910 and send data memory control 912, respectively, in Figure 68 are the control signals which designate the operating mode for the memories 890 and 891, logic 1 indicating input and output, while logic 0 indicates data transfer. The receive data memory control 910 consists of a crossed NOR latch 909 and a D flip-flop 911. A low-going pulse on lead from the master clock via Schmitt trigger circuit 902 sets the flip-flop 911 via gate 917 to place a logic 1 on the lead RMC; while, a low-going pulse on lead

from the system clock rests the latch 909 and provides a logic 0 to the D input of flip-flop 911. The positive going edge of WCK8 resets the flip-flop and provides a logic 0 on lead RMC.

The send data memory control 912 operates in a manner similar to the control 910 in that the flip-flop 914 is set on receipt of a low-going pulse on lead

produced at the output of Schmitt trigger circuit 902 via gate 921 and the output of latch 913 to produce a logic 1 on lead SMC. However, the transfer function for the send data memory control 912 is initiated earlier by the positive going transition of lead

from the master clock, which resets the latch913 and the flip-flop 914 to place a logic 0 on the lead SMC. The send transfer cycle is initiated earlier to partially compensate for the memory access time and propagation delay through the cross-office expander/concentrator circuit 800.

All other clock signals are directly regenerated from the clock signals received from the master clock with the exception of the receive data memory clock

which is a double clock pulse produced at the output of gate 917 by both

and

The WCK8 component of signal of

is used to erase the receive memory after data output and the WCK4 component of the signal

is used to write in the transferred data during the transfer portion of the receive memory cycle.

The send memory write pulse

is generated at the output of gate 919 from the output of Schmitt trigger circuit 916 in response to the timing signal

The control data outclock DWCK2 is generated from the output of Schmitt trigger circuit 918 in response to the timing signal

from the master clock; while, the write generator strobe signal

is generated at the output of gate 920 from the output of Schmitt trigger circuit 918. The clock enable flip-flop signal DWCK4 is merely the regeneration of the clock signal

provided from the output of Schmitt trigger circuit 902. The latch receive data memory data-out signal D0 LATCH is generated from the output of Schmitt trigger circuit 915 and is the regeneration of the timing signal

As seen in Figure 69, the time slot signals T0 - T7 provided from the counter 900 are supplied through buffer circuit 924 on leads A0 - A7 to the store memory 894. The store memory 894, which is illustrated in more detail in Figures 71 and 72 contains the address data which controls the time slot interchange during the transfer portion of the send and receive data memory cycles. For this purpose, the store memory 894 comprises twenty-three registers 925 - 947 each of which provides 256 memory locations responsive to an eight bit address. Registers 925 - 933 comprise the send store memory and provide for the storage of eight address bits and an active/

bit. The eight address bits permit any one of the 256 memory locations in the send data memories to be addressed during the data transfer portion of the send data memory cycle. The active

/ bit inhibits data transfer when set to the active condition (logic 1). The data level condition in the matrix is logic level 1, with data inhibit being indicated by logic 0 or idle condition.

The receive store memory comprises registers 934 - 942 for storing eight address bits and an active/a

bit, and its function is similar to that of the send store memory except that the active/

bit deselects the receive data memories when set to the active condition (logic 1) which prevents destruction of the data stored in the receive data memories. The cross-office highway store memory comprises registers

943 - 947 and is capable of storing five address bits. Bit 4 selects one of the two eight-bit cross-office highways from the expandor/ concentrator 800, while bits 0 - 3 are connected on leads X0 - X3 through drivers 948 - 951 to leads MX0 - MX3 providing the steering address data required by the expander/concentrator 800.

Data in the store memory 894 is sequentially addressed under control of the time slot and send data memory address counters in the clock and memory control 892. The data remains stable except during execution of the store memory write coimiands issued by the controller 122 and received on leads MSDO - MSD7 in Figure 71. Time slot interchange is not affected during execution of store memory commands except for the obvious case of the specific time slots involved in a store memory write command.

The matrix switch executes eleven distinct commands which basically can be grouped into three fundamental type operations: read, write, and search. These commands are executed under control of the controller 122 and will be described in greater detail in connection with that circuit. Control of the store memory 894 is provided by the control signals

and

provided by the store control logic circuit 893. In the absence of any command from the controller 122, the store control logic 893 will be in the idle condition and time slot interchange in the matrix switch will proceed in accordance with the prior programmed data stored in the send, receive, and crossoffice store memories indefinitely in response to the successively received time slot signals on leads A0 - A7 from the clock and memory control circuit 892.

The store control logic circuit 893 is illustrated in greater detail in Figure 73. Command execution from the controller 122 is initiated when the

lead goes low to set the enable flip-flop 960 via Schmitt trigger circuit 961 to provide an enable signal on the lead EN to the control data output circuit 895. The data received from the controller 122 on the control bus

indicates the type of operations to be performed, such as search, write - send, read - send, write - receive, read - receive, write - XOH, and read - XOH, the conditions for these functions being generally indicated in Figure 74. The control signals on leads

are applied through gates 964 - 966 to the decoder 963 which decodes these signals and produces one of the outputs SWE, RWE, and XWE, representing the send write enable signal, and read write enable signal, and the cross-office write enable signal for controlling the store memory 894.

The bus comprising leads

from the controller 122 provides one of the data inputs to the comparator circuit 896 via Schmitt trigger circuits 975 - 982. A data selector 985 supplies to the comparator 986 either the address read from the store memory 894 on leads R0 - R7 or the time slot signals provided from the clock and memory control circuit 892 on leads T0 - T7 in accordance with the output of gate 970 as determined by the information provided on leads

and through the Schmitt trigger circuits 965 and 966.

The negative-going transition of DWCK4 applied to enable flip-flop 960 transfers the

status signal through the enable flip-flop 960. When the lead

goes low, the flip-flop 960 is set so as to enable the comparator 986. When the signal on DWCK4 is again inverted, the positive-going transition of the inverted clock pulse WCK4 increments the time slot and send data memory address counter 900, the outputs of which are distributed on the address bus to the store memory 894 via leads AO - A7, as seen in Figure 71. Thus, the store memory addresses are changed sequentially in synchronism with the signal on lead

As noted previously, there are three basic commands: read, write, and search. Successful execution of each command requires that the

data applied through Schmitt trigger circuits 975 - 982 from the controller 122 to the comparator 986 in Figure 73 agrees with the internal data supplied by the matrix store memory 894. When the data compares, a match signal is generated at the output of AND gate 974. Under normal conditions, assuming a comparison can be obtained, the maximum time required to find the match in the store is one complete counter and memory cycle. On the average, it would be expected that the cycle time would be one-half a counter cycle.

For read and write commands, the data on leads

from the controller is compared against the counter output on leads T0 - T7 (the store memory address). The match gate is enabled by the read + write + active compare logic signal produced at the output of gate 972 to enable the gate 974. For search commands, the receive store active/a

bit on lead RA from the store memory 894 (Fig. 72) is applied to gates 968 and 969 along with the active/

bit from the controller provided on lead

through Schmitt trigger 967. The bits must compare to enable the match gate 974.

The details of the control data output circuit 895 are illustrated in Figures 75 and 76. The basic function of this circuit is to store the data received from the store memory 894 in response to a request from the controller 122 prior to transmission of the data to the controller 122. For this purpose, the circuit 895 includes data selectors 987 - 991, as seen in Figure 75. The send data is received from the store memory 894 on leads S0 - S7 and SA; the receive data is provided on leads R0 - R7 and RA; the cross-office highway data is applied on leads X0 - X4, and the time slot signals T0 - T7 are received from the clock and memory control 892. The data selectors 987 - 991 each receive two bits from each field of data which is selected by the select gate inputs CB1 and CB2 derived from the outputs of gates 965 and 966 in Figure 73. The data selected by the data selectors 987 - 991 is provided on leads DB0 - DB7 and DBA to an output latch circuit 992 comprising a plurality of D type flip-flops into which the data bits are inserted for storage in response to the load output signal LDO. The data stored in the latch 992 then can be gated through the gate circuit 993 in response to the enable signal Η

on leads

through

and

The load signal LDO is generated in Figure 76 in response to receipt of the MATCH signal from the store logic control 893 at the output of flip-flop 974 in Figure 73 along with the timing signal DWCK2 from the clock and memory control circuit 892. A finish flip-flop 995 is responsive to a clock signal DWCK4, the enable signal EN from the store control logic circuit 893 at the output of the enable flip-flop 960 in Figure 73 and the MATCH signal at the output of gate 974 in Figure

73 to produce an output on lead

from the gate circuit 993 in Figure 75 to the controller 122 indicating that the operation has been completed. The send data memory 890 is illustrated in more detail in

Figure 77, and includes a pair of data selector circuits 1001 and 1002 receiving a first field of data comprising the time slot signals T0 - T7 generated from the clock and memory control 892 and a second field of data comprising the send address information S0 - S7 received from the store memory 894. Depending upon the state of the control lead FMC to each of these selector circuits, either the first or the second field of data will be applied by the selector circuits to the output leads FM0 - FM7 to each of a plurality of send data registers 1011 - 1018, to each of which registers there is also provided one of the data bits received from the data conditioner on leads 0B0 - 0B7 through Schmitt trigger circuits 1003 - 1010. The outputs SB0 - SB7 from the send data registers 1001 - 1010 are provided through gates 1020 - 1027 to the expander/concentrator 800 on leads 0M0 - 0M7 provided the gates have not been disabled via the active/

lead SA from the store memory 894.

As indicated in the description of the clock and memory control circuit 892 in Figure 68, the positive going transition of initiates the input cycle for the send memory 890 and the output cycle for the receive memory 891 by generating the control signals RMC and SMC at the output of the flip-flops 911 and 914, respectively. A logic 1 on the control lead SMC to the data selectors 1001 and 1002 in Figure 77 will gate the time slot signal represented by the condition on leads T0 - T7 to each of the send data registers 1011 - 1018 on leads SM0 - SM7 at the same time that a word is received from the data conditioner on leads OB0 - 0B7 via Schmitt trigger circuits 1003 - 1010. The received word is therefore written into the send data registers 1011 - 1018 upon receipt of the timing signal

at the address designated by the time slot signals T0 - T7.

During the transfer cycle when the control leads SMC goes to logic 0, the data selector circuits 1001 and 1002 will apply the send address information on leads S0 - S7 to the leads SM0 - SM7 which extend to each of the send data registers 1011 - 1018. Thus, the data stored in these registers at the particular address designated by the leads S0 - S7 will be gated out through gates 1020 - 1027 to the expander/ concentrator 800, provided these gates are not inhibited by the condition of lead SA.

The receive data memory 891 is similar to the send data memory 890, as indicated in Figure 78. The receive data memory 891 includes data selector circuits 1028 and 1029 which select either the receive time slot address generated by the clock and memory control 892 from the receive data memory address counter 901 in Figure 69 appearing on leads RT0 - RT7 or the receive address data received from the store memory 894 on leads R0 - R7. The selector circuits 1028 and 1029 are controlled by the control signal RMC generated from the output of flipflop 911 in Figure 68 upon receipt of the timing signal

at the Schmitt trigger circuit 902, as already described.

When the signal RMC is equal to logic 1, the time slot signals appearing on leads RT0 - RT7 are applied by the data selector circuits 1028 and 1029 to the leads RM0 - RM7 which extend to each of a plurality of receive data registers 1030 - 1037. Upon generation of the timing signal

from the output of gate 917 in Figure 68 as a result of either the clock signal

or the clock signal

data received from the expander/concentrator 800 on leads

will be stored in the registers 1030 - 1037 as storage locations designated by the receive time slot signals RT0 - RT7. During the subsequent input cycle, when the control lead RMC is equal to logic 1, the selector circuits 1028 and 1029 will apply the receive address signals R0 - R7 from the store memory 894 to the leads RM0 - RM7 which extend to each of the receive data registers 1030 - 1037. At this time, on the negative-going transition of WCK8 from the clock and memory control 892 the data stored in the receive data registers 1030 - 1037 at the address indicated by the receive address leads R0 - R7 will be transferred out on leads RB0 - RB7 to the data out latches in Figure 79, where the data is stored in response to receipt of the DO LATCH signal generated from the clock and memory control 892. This data stored in the data out latches 1040 and 1041 are provided on leads IB0 - IB7 to the data conditioner 800.

3. The Controller The controller serves as an interface between the central processing unit 130, which provides control signals and data via the interrupt encoder 125, and the matrix switches in the digital transmission network 135. The controller stores command bits for the matrix switches, filters replies and data from the matrix switches, and sends appropriate data to the central processing unit 130.

The controller programs the matrix switch in the timedivision multiplex transmission network 135 to properly interchange time slots on the TDM cross-office highways. The basic traffic decisions affecting time slot interchange are accomplished by software in the central processing unit 130 and then relayed to the controller 122 via the interrupt encoder 125 in the form of send and receive addresses by which the calling and called subscribers are linked in the time slot interchange process performed by the transmission network 135. In addition, the central processing unit 130 can initiate instructions which cause the controller to search or read selected portions of the matrix call storage memories without affecting time slot interchange and then transfer the selected data back to the central processing unit 130. The details of the controller circuit 122 are illustrated in Figures 80 - 87. In Figure 80, the differential transmission gate arrangement 1100 connects the bus lines BINO - BIN11 to the controller circuitry on leads

Also, the controller circuitry is connected by the differential gate arrangement 1100 to the interrupt encoder bus via leads

The controller 122 is one of the I/O circuits connected to the central processing unit 130 via the peripheral bus, and therefore, as in the case of all I/O circuits, communication with the central processing unit 130 is always initiated by the CPU forwarding to the I/O circuit the bus enable signal, the register select signals, the data flow signals, and the strobe signal. As seen in Figure 81, the register select signals

and

as well as the data flow signals and

are applied to driver circuit 1101. The bus enable signal DEB is applied to the input of Schmitt trigger circuit 1102, and the strobe signals STB1 and

are applied to the driver circuit 1107. Each of the command signals received from the interrupt encoder 125 are applied to a command decoder 1105 which produces a plurality of timing enable signals, which are illustrated in the timing diagram of Figure 82.

The data-out command signal

is supplied through the driver circuit 1101 to one input of an AND gate 1108 in the decoder 1105 through gate 1109, and the other input of gate 1108 receives the strobe pulse from the output of driver circuit 1107. Gate 1108 enables a respective input of each of the AND gates 1110 and 1114. A second input of gate 1110 is connected to the output of gate 1111 whose input is connected to the output of driver circuit 1101 carrying the register select signal

and the second input of gate 1110 is connected to the output of gate 1115 whose input is connected to the output of driver circuit 1101 carrying the register select signal

Gate 1114 has a second input connected to the output of gate 1111 and a third input connected to the output of gate 1116, whose input is connected to the output of gate 1115. Gates 1110 and 1114 are sequentially enabled during the data-out operation to produce the timing signals SEL00U at the output of gate 1113 and SEL20U at the output of gate 1119. The bus enable signal is applied through Schmitt trigger circuit 1102 and gate 1103 to one input of AND gate 1104 in the decoder circuit 1105; the other input of gate 1104 is provided from the

output of the driver circuit 1101 through gate 1106. The output of gate 1104 is supplied to each of the AND gates 1117 and 1118. A second input of gate 1117 is connected to the output of gate 1112 and a thirdinput of that gate is connected to the output of gate 1115. A second input of gate 1118 is connected to the output of gate 1112 and a third input thereof is connected to the output of gate 1116. Gates 1117 and 1118 are enabled sequentially during the data-in operation in response to the command signal

and serve to provide the timing signals SEL4IN at the output of gate 1120 and SEL6IN at the output of gate 1121. Either of the outputs of gates 1117 or 1118 during the data-in operation will enable the gate 1125 in Figure 81 to produce the shift enable signal SE46IN, which is applied to the differential gates 1110 in Figure 80 for the shifting of data through the gates to the interrupt encoder 125. In addition, decoding of the command signal from the interrupt encoder 125 results in a reply being generated at the output of gate 1126 on lead REPLY with the enabling of either of the AND gates 1110 or 1114 in the deocder 1105. This signal is supplied to the input lead REPLY to driver circuit 1127 in Figure 84 which generates an output on lead

to the interrupt encoder 125. Gate 1126 in Figure 81 is also enabled during the data-in operation from the output of gates 1123 or 1124 with the enabling of the respective gates 1117 or 1118 in the decoder 1105 in coincidence with the strobe signal applied from the output of driver circuit 1107 through a delay circuit 1102. The amount of data required for a basic command from the central processing unit 130 to the controller 122 and vice versa requires the use ot two 16 bit words for such communication. Figures 83a - 83d indicate the format of the various sixteen bit messages which are transmitted between the CPU and the controller 122. In Figure 83a, the first data-out message from the CPU will include the matrix store data signals MSD0 - MSD7 in bits 0 - 7, which data represents the send port number, receive port number, or cross-office highway number, as described more particularly in connection with the digital transmission network 135. Bits 8 - 15 of this message include the matrix compare data signals MCD0 - MCD7, defining the time slot number or receive port number. The second sixteen bit message from the CPU, as seen in Figure 83b, provides various control signals, such as the matrix switch enable signal MSE in bit 0, the controller command data bits CCD0 - CCD3 in bits 1 - 4, and the matrix switch address signals MSI, MS3, and MS4 in bits 8 - 10.

Figure 83c illustrates the first message forwarded from the controller 122 to the CPU, which basically provides status data concerning the operation of the controller 122. In this regard, only two bits of the sixteen bit message are utilized, with bit 7 providing the finish or time-out indication DONE and bit 15 providing the time-out error signal T0. The second sixteen bit message forwarded from the controller 122 to the CPU is illustrated in Figure 83b. This message includes the matrix switch data signals MD00 - MD07 in bits 0 - 7 and the ACTIVE/INACTIVE signal MDOA in bit 15. The data store for storing the first sixteen bit message from the CPU (Figure 83a) is illustrated in Figure 84. This data store comprises a pair of registers 1130 and 1131 to which the sixteen bit message is supplied on leads BIN0 - BIN15. The second data may then be gated out to the matrix switches on leads MSD0 - MSD7 and MCD0 - MCD7 from the registers 1130 and 1131 through respective driver circuits 1132 and 1133. The second sixteen bit message (Figure 83b) from the CPU to the controller 122 is received in the circuitry illustrated in Figure 85. In this regard, the matrix switch enable signal MSE and the matrix switch address signals MS1, MS2, and MS4 are received in leads BIN0, BIN8, BIN9 and BIN10, respectively, and are clocked into the register 1140 by the timing signal SEL20U, the register 1140 having been previously cleared to the timing signal

applied through gates 1141 and 1142. Clearing of the register 40 may also occur in response to the initialization signal applied at the output of the driver circuit 1127 in Figure 84 via gates 1128 and 1129 on lead INIT in response to the signal

from the interrupt encoder 125.

The matrix switch enable signal MSE forming bit 0 of the message as stored in the register 1140 is applied to a matrix switch enable delay circuit 1143 consisting of flip-flops 1144 and 1145. Depending on the value of the signal MSE, the CPU can enable a selected matrix switch in the digital transmission network 135.

The controller command data signals CCD0 - CCD3 forming bits 1 - 4 of the message (Fig. 83b) are supplied on leads BIN1-BIN4 to the input of a register 1146 in Figure 85, from which the stored data may be supplied through a driver circuit 1147 onto leads

to the matrix switches. Matrix switch selection is effected by applying the matrix switch address stored in the register 1140 to a decoder 1148 which decodes the address to enable one of the matrix select lines

via the driver circuit 1149. As indicated in connection with the operation of the digital transmission network 135, when the transfer of data to a matrix switch from the CPU has been completed, the switch will forward a message finish signal to the controller. Thus, one of the leads

will be enabled through a respective gate 1150 - 1157 to a multiplexer 1158 at such time. The multiplexer 1158 also receives the address of the selected switch as stored in the register 1140, so that when a message finish signal is received on one of the leads

the multiplexer will determine whether that signal has been received from the selected matrix switch designated by the address received from the register 1140. If so, the output of multiplexer 1158 will be applied to one input of AND gate 1162, the other input of which is received from a finish filter circuit 1159. The finish filter circuit 1159, which comprises flip-flops 1160 and 1161, is driven from the clock signal 1.544m through gate 1164 and is cleared from the output of the AND gate 1162 through gate 1163. The filter circuit 1159 provides the Outputs FINISH and

which provide the indication of whether a message finish signal has been received from the selected matrix switch. A time out counter 1165 in Figure 86 is enabled by the output of the matrix switch enable delay circuit 1143 in Figure 85 and is driven by the clock signal 125SYN via gates 1166 and 1167. When the counter 1165 reaches its maximum count, gate 1166 at the output thereof will be enabled to set the flip-flop 1167 enabling the lead TIMOUT which is applied to the decoder 1148 in Figure 85 to remove the matrix select signal applied through the driver circuit 1149. In addition, the flip-flop 1167 will enable gates 1169 via gate 1168 and gate 1170 to place the time out signals through gates 1171 and 1172 on leads BOUT7 and BOUT15, respectively, to the central processing unit 130 in bits 7 and 15 of the first sixteen bit message, as seen in Figure 83c. On the other hand, if the flip-flop 1167 is cleared by the output of the finish filter circuit 1159 in Figure 85, the gate 1169 will be enabled from the output gate 1168 received on lead FINISH to apply the completion signal through gate 1171 to lead BOUT7 to the CPU. Gate 1170 will not be enabled under these circumstances and therefore no time out signal will be provided to the CPU. The second sixteen bit message from the controller 122 to the CPU, as seen in Figure 83d, consisting of the matrix data signals MD00 - MD07 and the ACTIVE/INACTIVE bit MDOA are applied through respective gates 1180 - 1188 in Figure 86 to register 1189. The first four bit byte of the message is applied onto leads BOUT0 - BOUT3 to the interrupt encoder 125 and the second four bit byte of the matrix data along with the ACTIVE/INACTIVE bit is applied through gates 1192 through 1196 onto leads BOUT4 - BOUT7 and BOUT! 5 to the interrupt encoder 125 in coincidence with the timing signal SEL6IN.

As seen in Figure 88, the operation of the controller 122 begins with detection of the bus enable signal

and receipt of the register select signals, data flow signals and the strobe signals applied to the decoder 1105 in Figure 81. The decoder 1105 will thereby produce one of the four timing signals SEL00U, SEL20U, SEL4IN, or SEL6IN to control the respective steps of the data-out and data-in operations. While the timing signal SELOOU is generated during the first step of the data-out operation, matrix store data and matrix compare data are clocked into the registers 1130 and 1131 in Figure 84 from which they are forwarded to the matrix switches through driver circuits 1132 and 1133. The timing signal SEL00U is also supplied through gates 1141 and 1142 in Figure 85 to clear the matrix switch address register 1140. A reply is then sent to the central processing unit 130 on leads

from the output of driver circuit 1127 in Figure 84 in response to enabling of the lead REPLY at the output of gate 1126 in Figure 81. The next step of the data-out operation relates to the transfer of the controller command data to a selected matrix switch. This operation is initiated with generation of the timing signal SEL20U in Figure 81, which enables the address bits 8, 9, and 10 (Fig. 83b) to be clocked into the matrix switch address register 1140 in Figure 85. Bit 0 represents the matrix switch enable signal MSE which is immediately applied to the delay circuit 1143. The address stored in the matrix address register 1140 is decoded by the decoder 1148 to select the desired matrix by enabling one of the matrix select leads

However, the decoder 1148 is gated with the matrix enable command bit received through the delay circuit 1143 to provide a short delay period permitting the data buses to settle down before the actual matrix select signal is transmitted to the appropriate matrix.

The command code provided by bits 8, 9, and 10 of the message are stored in the controller command register 1146 in Figure 85 with generation of the timing signal SEL20U and this command code is forwarded through the driver circuit 1147 to the matrix switches on leads

The switch enable signal from the output of the delay circuit 1143 is also applied on lead ENABLE to Figure 86 where it enables the time-out counter 1165 at this time. The controller 122 then waits for the selected matrix to signal that it has finished receiving the transmitted data, and in the interim, the central processing unit 130 monitors the leads BOUT7 and B0UT15 in Figure 86 representing the status flags providing information concerning finish or time out. When the matrix has completed receiving the data transmitted to it, it will energize its message finish lead, thereby enabling one of the leads

through a respective gate 1150 - 1157 to the multiplexer 1158. If the execution completed signal is received from the selected matrix as determined by the address applied to the multiplexer 1158 from the register 1140, the multiplexer will enable the finish filter counter 1159 which not only resets flip-flop 1167 in Figure 86 to inhibit the time-out counter 1165, but also clocks data from the matrix switches on leads

and

into the matrix data register 1189 through switches 1180 - 1188. Gate 1171 is also enabled from the output of gate 1169 to provide the finish completion signal in bit 7 to the central processing unit 130 indicating that the operation has been completed and that is provided on leads BOUT0 - BOUT7 and BOUT15.

As seen in Figure 89, if a finish signal had not been received at the multiplexer 158 in Figure 85 from the selected matrix, the time-out counter 1165 would have set the flip-flop 1167, thereby permitting enabling of the gate 1170 to place the time-out signal TO at the output of gate 1172 onto lead B0UT15 to the central processing unit 130. At the same time, the signal TIMOUT at the output of flip-flop 1167 would be applied to the decoder 1148 to inhibit an output therefrom and thereby remove the matrix select signal at the output of driver circuit 1149.

E. THE OPERATOR COMPLEX

The operator console in a PABX generally includes the standard twelve-key operator key pad as well as a plurality of control keys for initiating various connections and operations within the system. In addition, the operator may be provided with a plurality of direct service keys which enable direct access to each of the stations within the PABX. As the number of services and functions available within a system increase, it is generally necessary to provide a greater number of control keys at the operator console to initiate and control such services and functions. This increases the number of keys on the operator console which further complicates an already difficult cabling problem in systems where it is necessary to provide a wire per key coming out of the console to the PABX system.

In order to solve the cabling problems associated with operator complexes in which a separate control line relating to a particular function is associated with each key on the operator console, the present invention utilizes a multiplex approach wherein the operating conditions of the various keys on the console are multiplexed on a four-wire bidirectional highway between the console and the central processing unit 130. This not only relieves the limits previously existing concerning the number of keys which may be provided on the console, but also eliminates the need to hardwire each control key to a particular function. Rather, the function associated with each key on the operator console is merely designated in an assigned storage location in the CPU memory so that only the CPU recognizes the particular function requested upon operation of a selected key on the console. In this way, the function associated with a particular key may be changed simply by changing the function stored in memory, eliminating the need for physical changes in the system.

The highly modular construction of the system as evident from Figure 6 also makes possible application of the system to a multiuser function. In this regard, it should be clear that there are no constraints upon the distance which may be provided between each port group 100, miscellaneous cell 102, or operator complex and the common control 101. Thus, the common control 101 may be provided in a central location with one or more port groups being assigned to respectively different customers, each of which is also provided with one or more operator consoles, the links to the common control from the respective areas being by way of the various multiplex highways extending between the basic components of the system.

The use of a multiplex link between the operator console and the common control also makes possible suitable control over the lamps and other display indicators on the operator console from the central processing unit 130 in a more simplified manner. As in the monitoring of the control keys on the operator console, the use of such a multiplex technique in the controlling of lamp displays also lists the constraints previously applied to the number of display devices which may be included in the operator console.

The basic elements of the operator complex are illustrated in Figure 90 in conjunction with various common control circuits. The attendant console 1210 has a keyboard arrangement of control keys 1210a with associated display lamps, as well as the standard twelve button key pad 1210b. In addition, an alphanumeric display 1210c is provided at each attendant console 1210 to provide a visual display of data to the operator. A plurality of direct service keys 1210b may also be provided; or station selection may be provided through the key pad 1210b if desired. In order to supply key status information to the common control 130, the console 1210 includes a send control system which continuously scans the control keys and keys of the operator key pad to detect transitions indication operation or release of a key, and based on this information, formulates messages consisting of key identification, transition information, parity, and a synchronizing character for transmission to the central processing unit 130. The console 1210 also includes a receive control system which receives from the central processing unit 130 a message consisting of a key lamp identification and flash code, or an alphanumeric display identification and display code, preceded by a synchronizing character, and generates display control signals based on this information.

In order to eliminate expensive cabling normally required to carry key status information from the console 1210 to the common control 130 and display control signals from the common control 130 to the console 1210, and to facilitate remote console operation, the send control system includes a key data multiplexer and the receive control system includes an illuminator data demultiplexer to enable the multiplexing of this data on a four-wire highway 1212 between the attendant console 1210 and the common control 130. In addition, a modem is provided for modulating the digital message from the send control system into the voice-band using standard frequency shift keying (FSK) and for transmitting the converted message on the highway 1212 at approximately 600 BAUD. In the same manner, the modem serves to decode the FSK data representing key lamp and alphanumeric display messages received from the common control 130 into digital messages for decoding by the receive control system. The audio is handled in the attendant console 1210 in the conventional manner and is transmitted on a two-wire highway 1213 from the console 1210 to the attendant audio circuit 1211.

The attendant audio circuit 1211 includes a modem similar to that provided in the attendant console 1210 for converting the data passing therethrough between FSK and digital form. It also serves as a means for converting the audio between 2 and 4-wire transmission lines, the audio being received from the attendant console 1210 on a two-wire highway 1213 and being transmitted to the miscellaneous cell 102 on a four-wire highway 1214, and vice versa. As already indicated, the miscellaneous cell 102 multiplexes the audio signals from the respective operator complexes onto a multiplex highway extending to the digital switching network 135 under control of the central processing unit 130. The central processing unit 130 communicates with various peripheral units connected to the peripheral bus via the interrupt encoder 125, one of the peripheral units being the controller 22, which receives time slot assignments and control signals necessary to control the operation of the digital switching network 135. Another unit connected to the peripheral bus is the attendant I/O circuit 145 which serves as an interface between the operator complex and the central processing unit 130.

1. The Attendant I/O Circuits

The attendant I/O circuit interfaces the operator complex and the central processing unit 130 via the interrupt encoder 125 and the CPU bus circuit. The main functions of the attendant I/O circuit is to send and receive console data, interface it with the central processing unit 130, and allow the CPU to control the attendant audio connections. As seen in Figure 91, the attendant I/O circuit includes four addressable registers R0, R1, R2, and R3. Register R0 is a write/ read register which stores status information concerning the status of operation of the attendant I/O circuit. In the master-slave relationship between the central processing unit 130 and the peripheral circuits, the peripheral circuit cannot acquire the central processing unit 130, but must generate a request and wait for the central processing unit 130 to respond. This is done by the generation of interrupts which are stored in the register R0.

The register R1 is a write only register which receives data from the central processing unit 130 for forwarding to the attendant. Register R2 is a read only memory which receives data from the attendant for forwarding to the central processing unit 130. Register R3 is a write only memory which receives various command signals from the central processing unit 130 which are ultimately forwarded to the attendant audio circuit for control of the operation thereof. Data to and from the interrupt encoder 125 is provided on the peripheral bus which is connected to the differential receivers and drivers 1230, connected by way of bidirectional lines to the respective registers R0 - R3. The transfer of data between the registers and the receiver/driver circuit 1230 is effected under control of the register clock in control 1231 and the register data read out control and data bus switching circuit 1232.

Data transmitted from the attendant console through the attendant audio circuit is received at the serial-in parallel-out (SIPO) circuit which converts the data from serial to parallel form. The detector circuit 1237 connected to the SIPO 1235 checks to determine the length of the message, which may be two or three bits in length and determines whether the message has proper parity. The parallel data is then transferred to the register R2 for subsequent transmission through the circuit 1230 to the interrupt encoder 125.

Data from the interrupt encoder 125 which is destined for the attendant is supplied on the peripheral bus through the circuit 1230 to the register R1. Since the attendant audio circuit receives data in serial form, a parallel-in serial-out (PISO) circuit 1234 converts the data in the register R1 to serial form, and a sync and parity generator 1236 provides a first sync character and adds a proper parity bit to the message prior to its being forwarded to the attendant audio circuit 115.

The command signals for the attendant audio circuit 115 are supplied from the interrupt encoder 125 on the peripheral bus through the driver circuit 1230 to the register R3, where these control signals are then supplied directly to the attendant audio circuit 115 under control of the function control logic circuit 1233. The circuit 1233 also is responsive to the data stored in the status register R0 to effect the generation of interrupts from the interrupt generator 1238 indicating to the interrupt encoder 125 the need for the services of the central processing system 130. Commands from the interrupt encoder 125 to the interrupt generator 1238 also provide for indications of response to the Interrupt request. Figure 92 illustrates schematically the contents of the zero register R0 which serves as the status register for the attendant I/O circuit. As seen in the drawing, only bits 1, 6, and 12 - 15 are utilized in the register R0, bits 1 and 6 being written into the register by the central processor unit 130 and the bits 12 - 15 being read by the central processing unit 130 to determine the status of the attendant I/O circuit.

When a new message has been received from the attendant in the attendant I/O circuit, bit 12 in the register R0 will be set to generate an interrupt to the central processing unit 130 indicating that data is present for transmission to the CPU. At this time, bit 14 may also be set if a parity error has been detected in the message received from the attendant. When the CPU connects to the attendant I/O circuit and the message stored in Register R2 has been transmitted to the interrupt encoder 125, the CPU will enable bit 1 of register R0 which will be detected within the attendant I/O circuit and result in a clearing of bit 12.

For transmission from the central processing unit 130 to the attendant, data will be written into the register R1 via. the interrupt encoder 125 and the attendant I/O circuit will insert the even parity in the message and forward it to the attendant audio circuit. During this time, bit 15 of register R0 is set indicating to the CPU that the attendant I/O circuit is busy sending data to the attendant. When transmission of the data in the register R1 is completed, bit 15 in register R0 is cleared and bit 13 is enabled to generate an interrupt to the CPU indicating that it is finished sending out the message to the attendant. This indicates to the CPU that a new message can be sent to the attendant I/O circuit if another message is to be sent. The CPU enables bit 1 of register R0 to clear bit 13 and forward another message to the register R1 for transmission to the attendant. Loading of register R1 causes the new data to be sent and sets the busy bit 15 in the register R0. This process continues until all data to be sent from the CPU to the attendant has been transmitted by the attendant I/O circuit.

Figure 93 indicates the format of the data from the central processing unit 130 to be stored in the register R1 prior to transmission to the attendant. Messages transmitted to and from the attendant console are always preceded by a standard eight bit sync character 01101001 which serves not only to indicate to the receiving circuit that the data being received is a valid message but also to indicate to the receiving circuit when a complete message has been received. The message to be forwarded to the attendant may have one of three different formats, depending upon the content of the message. As seen in Figure 93 for data related to attendant key lamp control, the second byte of message will include seven bits representing the key lamp code or address and a parity bit, while the third byte of the message includes a three bit flash code. A second type of message, which serves to control the attendant alphanumeric display, includes a second byte having seven bits identifying the address of the alpha display and a third byte comprising eight bits defining the particular ASC II character.

As will be described in greater detail in connection with the attendant console 1210, the link between the attendant console 1210 and the attendant audio circuit 115 is shared by the control keys and the direct station service keys. Thus, a third type of message, whichmay be forwarded to the attendant for controlling the DSS lamp display, includes a second byte indicating a DSS select code and a third byte providing the address of the DSS lamp. Thus, it can be seen that the second byte of the message to the attendant determines whether the message is for attendant key lamp control, attendant alphanumeric display control, or DSS lamp display control. Further details as to the manner in which these messages are decoded will be described hereinafter in connection with the description of the attendant console 1210.

Figure 94 illustrates the format of the message received from the attendant in register R2 for forwarding to the central processing unit 130. Since the attendant console includes two types of keys, i.e., an attendant key and a DSS key, the messages received from the attendant may have one of two different formats. In either case, a message from the attendant will always include a first byte comprising the standard sync character 01101001 for reasons already indicated.

For messages relating to attendant key data, the second byte of the message will include six bits designating the key identity or address, a status bit indicating the state of the key and a parity bit. The third byte of the message will be all O's and therefore can be ignored. For a message relating to a DSS key, the second byte of the message will include six bits which are all Vs indicating that the message relates to a DSS key, a status bit and a parity bit. The third byte of the message identifies the DSS key identity or address. Figure 95 indicates the format of the data stored in the register R3. As will be described in more detail hereinafter, the attendant audio circuit 115 is basically a four-way conference circuit including the attendant, line, source, and destination. Under control of the central processing unit 130, the attendant audio 115 can exclude either the source or the destination. In addition, the CPU can control the attendant audio circuit to inject ring-back tone into the various ports connected thereto. For the purpose of these control functions, the bit 1 of register R3 controls the injection of ring-back tone, bit 2 controls the exclusion of source and bit 3 controls the exclusion of destination in the attendant audio circuit 115.

The details of the attendant I/O circuit are illustrated in Figures 96 through 106. Referring first to Figure 96, which illustrates the details of the receiver/driver circuit 1230, data to and from the interrupt encoder 125 is provided on leads

to the respective bidirectional data bus circuits 1240 - 1243. Data from the interrupt encoder 125 to the attendant I/O circuit is provided from the circuits 1240 - 1243 on leads XD0 - XD15; while, data from the attendant I/O circuit to be forwarded to the interrupt encoder 125 is applied on leads ODA0 -ODA15 to the circuits 1240 - 1243. As with all peripheral devices, control is initiated by the central processing unit 130 by forwarding to the peripheral device the bus enable signal, the register select signals, the data flow control signals and the strobe signals. As seen in Figure 97, the bus enable signal

from the interrupt encoder 125 enables gates 1244 providing an output on lead AT0. The register select signals

and

are applied through driver circuit 1245 to provide the register select signals XR0 and XR1; while, the data flow control signals

and XDAIN are applied through the circuit 1245 to provide the signals WRITE and READ. The strobe signal from the interrupt encoder 125 on lead XSTB1 and

is supplied through driver circuit 1246 to generate the strobe signal STROBE.

The control signals at the outputs of circuits 1245 and 1246 in Figure 47 are applied to the control logic circuits in Figure 98 to produce various timing and control signals on which the operation of the attendant I/O circuit is based. These signals not only control the timing of operations within the circuit but also control the loading of the various registers and the control of data to and from the attendant and the CPU, as will be seen from the following description.

The data from the attendant console 1210 is forwarded from the attendant audio circuit 115 on leads DAO and DAO to the one-way bus receiver 1250 in Figure 99, where the serial data is applied on lead DATA0 to the registers 1251, 1252, and 1253 in Figure 100. The registers 1251 - 1253 perform a deserializing of the data, taking the serial data in and providing the respective bytes of the message in parallel at the outputs of the three registers.

The data received on lead DATA0 is also applied to the input of load enable flip-flop 1254 in Figure 100 which serves as an edge detector for detecting the leading edge of the incoming data. Incoming data will set the load enable flip-flop 1254 upon receipt of the next clock pulse on lead 4.63KHz providing an output through gate 1256, which is enabled by the reset output of gate 1255 to preset the strobe counter 1257. The counter 1257 is then driven from the clock lead

for a predetermined number of clock pulses until an output OSTRB is provided at the output thereof to each of the registers 1251, 1252, and 1253 to clock data therein. On the next clock pulse, the flip-flop 1255 is set disabling the gate 1256. As a result of the edge detection provided by the flip-flops 1254. and 1255 in control of the counter 1257, the strobe signal OSTRB from the output of counter 1257 is generated at the center of the received data to ensure that data is available for shifting into the shift registers 1251 - 1253 before the registers are clocked. Thus, the clock which controls the shift registers aligns itself with the receipt of each set of serial data from the attendant audio circuit 115.

The register 1253 will receive the standard sync character which forms the first byte in each message, and the bits thereof will be decoded by the gates 1258 - 1262. When the full correct sync character has been received, an output will be provided from gate 1258 to set the first message ready flip-flop 1265. By detecting the standard sync character, this circuit clearly establishes that the data received is a message from the attendant and that the full message should have been received.

In order to determine at this point whether the message relates to the status of an attendant key or a DSS key, it is necessary to examine the second byte of the message which is stored in the register 1252. If the second byte of the message is equal to 63, gate 1266 will be enabled providing an output through one input of AND gate 1267, the other input of which is enabled from the output of the flip-flop 1265. The enabling of gate 1267 will set the DSS service latch 1268 providing an output on lead ODSS to indicate that the data in register 1252 applied to the bus 0BUSS1 - 2 and the data in register 1251 applied to bus 0BUSS3 relates to a DSS key.

On the other hand, if the gate 1266 in Figure 100 is not enabled indicating that the message relates to attendant key status, the latch 1268 will remain reset. In any event, with the next clock pulse the second message ready flip-flop 1278 will be set, and gate 1269 will be enabled providing an output to one input of AND gate 1270, the other input of which will be enabled on the receipt of the next clock pulse on lead 4.63 KHz. The output of gate 1270 is provided on lead OWR2. At the same time, gate 1271 will be enabled providing an output through gate 1272 and gate 1273 to reset the DSS service latch 1268. The gates 1274, 1275, and 1276 in Figure 100 provide for a clearing of the data in the three registers 1251, 1252, and 1253. When the message ready flip-flop 1278 is set and the DSS service latch1268 is reset, both gates 1275 and 1276 will be enabled to clear all three of the registers 1251, 1252, and 1253. On the other hand, if the message relates to DSS service, only the gate 1275 will be enabled to clear the first and second bytes of the message in registers 1252 and 1253, the registers 1251 not being cleared at this time to avoid the possibility of erasing data which may be following the received message. As seen in Figure 101, the data from the register 1251 and 1252 in Figure 100 are received on the buses OBUSS1 - 2 and 0BUSS3 at register R2, which comprises storage registers 1280, 1281, and 1282. This data is clocked into register R2 by the read enable signal 0WR2 and is also applied to a pair of parity control circuits 1283 and 1284 which determine the parity of the data. In this regard, as noted from Figure 94, if the message relates to an attendant key, only the first byte of the message will contain valid data and therefore a determination of parity will be made only with respect to the data applied to circuit 1283. On the other hand, if the data relates to a DSS key, both the second and third bytes of the message will be valid and therefore the parity of both bytes must be determined by the respective circuits 1283 and 1284, which are connected together under these circumstances by gate 1284, which is enabled by the signal ODSS from Figure 100. If odd parity is detected, an output will be provided from circuit 1283 to the parity flip-flop 1286 which generates on lead OPAR.

The data is clocked into the storage registers 1280 - 1282 of the register R2 by the write enable signal OWR2 from Figure 100. The data stored in the register R2 is then provided on leads OOR2 - 014R2 to the data steering circuits 1288 - 1291 in Figure 102 from which this data is then applied on leads ODA0 - ODA15 onto the bidirectional data bus through circuits 1240 - 1243 in Figure 96 to the interrupt encoder 125.

Figure 103 illustrates the status register R0. As indicated in Figure 92, when a new message is received in the register R2, the status bit 12 in register R0 is set and when parity error has been detected in connection with that received message status bit 14 in register R0 is set. Thus, the lead O12R0 from the flip-flop 1287 in Figure 101, which is set by the write enable signal OWR2, is applied to the register R0 in Figure 103 which enables the lead ODA12 connected through bidirectional circuit 1243 in Figure 96 onto lead XDAB12 to the interrupt encoder 125. In a similar manner, the detection of parity error by the parity flip-flop 1286 in Figure 101 serves to enable lead OPAR to the input of the register R0 in Figure 103 providing an output on lead ODA14 to the bidirectional circuit 1243in Figure 96 thereby enabling the lead XDAB14 to the interrupt encoder 125.

For data received from the central processing unit 130 for transfer to the attendant, this data is applied from the bidirectional data bus onto leads OX0 - XD14 in Figure 96, which leads are connected to register R1 in Figure 104, comprising storage registers 1292, 1293, and 1294. This data is loaded into the storage registers 1292 - 1294 in response to the timing signal AT0W1 and is clocked out in serial form on lead ODATA0 in response to the clock signal OPCK0. The circuits 1295 and 1296 detect the parity of the data and insert the proper parity bit into storage register 1293.

The serial data on lead 0DATA0 from Figure 104 is applied to gate 1297 in Figure 105 which is enabled from the output of flip-flop 1298. The flip-flops 1298 and 1299 are driven from the timing signal 577.8HZ and provide the clock signal OPCK0 via gate 1300 which clock the registers 1292 and 1294 in Figure 104. The output of gate 1300 also drives flip-flop 1301 whose output clocks the PIS0 counter 1302. Thus, the counter 1302 is driven with the clock signals which clock data out of the reigsters 1292 - 1294 in Figure 104 and thereby count the bits of data shifted through the gate 1297. When the count of the counter 1302 indicates that all bits have been shifted out, gate 1303 is enabled providing an output through gate 1304 to set flip-flop 1305. Flip-flop 1305 then enables lead 013R0 causing the bit 13 of the register R0 in Figure 103 to be applied on lead 0DA13 through bidirectional bus circuit 1243 onto lead

to the interrupt encoder 125. This indicates to the central processing unit 130 that the message has been shifted out and a second message may be received.

The data shifted out through gate 1297 in Figure 105 travels on lead OFSKD to the driver circuit 1306 in Figure 99 where the data is applied on the data pair AD0 and

to the attendant audio circuit 115. The details of register R3 are illustrated in Figure 106. As seen in Figure 95, only the bits 1, 2, and 3 of this register are pertinent, and therefore, command signals may be received from the interrupt encoder at the output of the bidirectional bus in Figure 96 on leads XD1, XD2, or XD3. Lead XD1 is applied to gate 1307 along with the timing signal AT0W3, the gate 1307 enabling the driver circuit 1308 to provide an output on lead ORBT0. The data lead XD2 is applied to a flip-flop 1309 which is set from the timing signal AT0W3 and provides an output on lead

The data lead XD3 is applied to flip-flop 1310 which is set by the timing signal AT0W3 and provides an output on lead

As seen in Figure 99, the leads ORBTO,

, and

are applied through the respective gates 1311, 1312, and 1313 to enable leads

, and

extending to the attendant audio circuit. In the operation of the attendant I/O circuit, with trans mission of data from the attendant to the central processing unit 130, data is received from the attendant audio circuit 115 at the input of the one-way bus receiver 1250 in Figure 99, and is applied on lead DATA0 to the registers 1251, 1252, and 1253 in Figure 100. As data is received on lead DATA0, the edge of the data will set the load enable flip-flop 1254 enabling gate 1256 to reset the strobe counter 1257. On receipt of the next clock pulse, the load cut flip-flop 1255 is set disabling the AND gate 1256 and the clock pulses drive the strobe counter 1257 until the output OSTRB is enabled strobing the data into the registers 1251 - 1253.

When the data has been completely received in the registers 1251 - 1253, the standard sync character in the register 1253 will be detected by enabling of the gate 1258 to set the first message ready flip-flop 1265. If the message relates to a DSS key, the data in register 1252 will enable the gate 1266 which will set the DSS service latch 1268 via gate 1267. If the data in the message relates to an operator key, the DSS service latch 1268 will remain reset. Of the next clock pulse, the first message ready flip-flop 1265 will be reset and the second message ready flip-flop 1278 will be set thereby enabling gate 1269 to generate the write enable signal 0WR2 at the output of gate 1270. As seen in Figure 101, the write enable signal on lead 0WR2 will clock data from the SIPO registers 1251 - 1253 in Figure 100 into the register R2 consisting of storage registers 1280 - 1282. At the same time, parity of the received message will be checked by the parity circuits 1283 and/or 1284 depending upon the state of the gate 1285, which is controlled by the signal ODSS at the output of the service latch 1286 in Figure 100. Thus, for an operator key message only the second byte of the message will be checked for parity; while, for a DSS key message both the second and third bytes of the message will be checked. If a parity error has been detected, the flip-flop 1286 will be set enabling the lead OPAR, and with generation of the write enable signal OWR2 the new message interrupt flip-flop 1287 will be set enabling the lead 012R0. The signals OPAR and 012R0 are forwarded to the register R0 in Figure 103 providing the interrupt signals in bits 12 and 14 of the register. In its scan of the register R0, the CPU 130 will note that bit 12 is set indicating a new message is waiting for transmission in the attendant I/O circuit. The CPU will then forward via the interrupt encoder 125 the register two select and read signals on leads

and

to the bus receiver 1245 in Figure 97 which generates the signals XR1 and READ. As seen in Figure 98, the signals XR1 and READ are applied to the multiplexer 1247 and will produce via gate 1248 the receive control signal RVC, which enables the data bus circuits 1240 - 1243 in Figure 96 to transfer the data from register R2 to the interrupt encoder 125. Once the data has been received by the CPU, it will signal the attendant I/O circuit causing generation of the signal

in Figure 98 which is applied in Figure 101 to clear the flip-flop 1287 thereby clearing the interrupt designated by bit 12 of register R0. For transmission of data from the CPU to the attendant, the data is received from the bidirectional data bus on leads XD0 - XD14 in Figure 96 and applied to register R1 comprising storage registers 1292, 1293, and 1294 in Figure 104. At the same time the parity circuits 1295 and 1296 determine proper parity and insert the parity bit in the proper location in the data stored in storage register 1293. The serial data from the register 1292 - 1294 is applied onto line ODATA0 to the gate 1297 in Figure 105 which is enabled by the flip-flop 1298. The flip-flops 1298 and 1299 are driven from the system clock and provide via gate 1300 the output clock signal OPCKO which is applied in Figure 104 to clock data out of the register R1. As the data is shifted out through gate 1297 in Figure 105, the counter 1302 counts the bits of the message and will provide an output through gates 1303 and 1304 to set flip-flop 1305 when all bits have been shifted out. This results in enabling of the lead 013R0 to register R0 in Figure 103 setting the interrupt bit 13 in the register to indicate to the CPU that the message has been completely shifted out to the attendant and that a new message may be received. The CPU will then enable lead XD1 in Figure 98 to generate the signal

which serves to reset the flip-flop 1305 in Figure 105 clearing the interrupt bit 13 in register R0. 2. The Attendant Console

Figure 107 is a basic block diagram of the attendant console data control including both the send control system and receive control system and illustrating the various control lines which extend betweenthe respective circuits. In some cases, these control lines consist of plural wires or paths; therefore, the number of wires or paths in each line is designated by a slash mark through the line and a number adjacent thereto.

The key/lamp field 1330 includes a plurality of control keys and key pad keys, which may total sixty-two keys, for example, along with a plurality of key display lamps for visually indicating the operating condition associated with the control key or the line designated thereby. Each of the keys in the field 1330 is connected via a KEY BUS to the send key scanner and multiplexer 1335, which provides for repetitive scanning of all keys to detect on/off key transitions. The circuit 1335 includes a binary coder driven by the scan clock pulses

provided by the send control and serializer 1345. Thus, for each key being scanned, the circuit 1335 provides the key address

S1 - S32 and the key transition data

to the send message generator 1340.

The send message generator 1340 receives and stores the key transition data with receipt of the clock memory signal

compares it with the previous status of that key as stored in memory, and determines whether a valid change in key state is to be recognized on the basis of four consecutive similar transitions. Thus, if the previous key status indicates that the key was "off," four consecutive "on" key transitions will be required to recognize a valid change in the state of the key. When a change in state is recognized, either an open signal

OP or a closed signal

as the case may be, will be forwarded to the send control and serializer 1345, which will return a timing signal

to the message generator 1340 to effect storage of the new status of that key. The stored key state received from circuit 1335 is then erased with receipt of

from circuit 1345.

The send control and serializer 1345 serves to format a message consisting of a key identification, a transition bit indicating the change in status of the key, a parity bit, and a synchronizing character. This message is then forwarded on line TXDATA to the modem 1350 which modulates the digital message into the voice frequency band using standard frequency shift keying and it transmits itto the attendant audio circuit 115 on the data highway 1212 via leads TS and RS.

The control data for controlling operation of the key lamp display and alphanumeric displays is received on highway 1212 from the attendant audio circuit 115 via leads TR and RR at the modem 1350 in FSK data form and the modem 1350 demodulates it to digital form. The digital data is then forwarded from the modem 1350 on lead

to the receive deserializer 1355 and on lead

to the direct station selection and busy station number display circuits. In effect, the highway 1212 between the attendant console and the attendant audio circuit is shared with the direct station selection circuit (not shown) in that messages to and from the DSS circuit pass through the MODEM 1350 and the send control and serializer 1345, which are shared with the DSS circuit and the key/lamp field 1330. The manner in which messages are formatted indicates whether the message relates to a control key or a DSS key.

If the message is directed to service key lamps or the alphanumeric display, the receive deserializer 1355 will decode the message consisting of the key lamp identification (address) and lamp flash code, or an alphanumeric display identification (address) and character code, preceded by a sync character. Upon detection of the synchronizing character in the message, a message ready signal on lead

is forwarded to the receive timing and control circuit 1360 along with the parity bit on lead PARITY, the data bits on leads D0 - D7 and the address bits on leads A1 - A64. The receive timing and control circuit 1360 first determines whether the message has proper parity. If incorrect parity is detected, the circuit 1360 will generate a signal on lead

to the send message/generator 1340 to initiate the formulation of a message to the central processing unit 130 indicating that the message was not correctly received and should be repeated. The generator 40 also returns a parity acknowledge signal

If proper parity is detected, address signals A1 - A64 and the data signals D0 - D2 forward from the receive deserializer 1355 will be accepted by the receive flash code generator 1365. The receive timing and control circuit 1360 will also generate a signal on line

to permit writing of the data D0 - D2 into a memory at the proper address location, as indicated by the address bits A1 - A64 in the receive flash code generator 1365. However, if the message relates to the alphanumeric display, the receive flash code generator 1365 will generate a signal on line ALPHA to the receive timing and control 1360 to inhibit acceptance of this address and data information, which is to be provided for operation of the receive display driver 1370, as will be described hereinafter.

The receive flash code generator 1365 is addressed by two sets of addresses in an alternate manner under control of the signal applied from the receive timing and control circuit 1360 on lead SELWA. On the one hand, the memory in the generator 65 is continuously scanned from a binary counter to read out the flash codes associated with each of the keys as stored thereby to a flash code selector, which selectively gates out to the output line

a signal of selected frequency based upon the flash code. On the other hand, inbetween each general scanning step of the memory, a new flash code may be read into the memory at the selected address included in the message received from the deserializer 1355. The signals on leads

and 120 IPM from the receive flash code generator 1365 are applied to a receive lamp demultiplexer 1375 which selectively applies the signal to the appropriate lamp in the field 1330.

If the message received in the deserializer 1355 is directed to the alphanumeric display 1370, the address bits

and the data bits

from the message are forwarded from the deserializer 1355 to the receive display driver 1370 along with appropriate timing signals on leads PHASE 2,

and

to suitably drive the alphanumeric display.

If a DSS key is operated, a request will be generated on line

to the send control and serializer 1345 requesting use of that circuit. If the circuit 1345 is busy it will so indicate on line

but if available, the circuit 1345 will receive the DSS key transition message on line

and pass the message to the PABX system.

The send control system portion of the console comprises the send key scanner and multiplexer 1335, the send message generator 1340, and the send control and serializer 1345. The receive control system portion of the console comprises receive deserializer 1355, receive timing and control circuit 1360, and receive flash code generator 1365. Each of the circuits in the console is controlled by clock signals derived from the console master clock 1380.

The send control system will now be described in greater detail in connection with Figures 108 - 113. The multiplexer 1336 sequentially scans the key inputs K1 - K62 in response to the addresses generated by the counter 1337, which is driven by the scan clock signals

provided from the timing and control circuit 1346. The key state signals are forwarded from the multiplexer 1336 to a set of latches 1342, which also receive a three bit binary signal representing the old state of the key, as derived from key state ram 1341 in response to receipt of the address generated by the counter 1337. The latches 1342 thus store the present key state and the old status of the key being scanned by the multiplexer 1336. This data is Clocked into the latches 1342 by a clock signal derived from the timing and control circuits 1346. A key state decoder and generator 1343 then analyzes the data stored in the latches 1342 to determine whether a valid key transition (on to off or off to on) is to be recognized. In this regard, the old status of the key includes a count of an on or off transition detected up to four consecutive transitions so that the key state decoder and generator 1343 will recognize a valid key transition or change the status only after four such transitions are detected consecutively. In other words, if a key has been "off" and the system suddenly detects an "on" key condition, the system will not recognize this as a valid transition of that key from "off" to "on" until the "on" condition has been detected for four consecutive scans of the key. This is to avoid the recognition of a transition in connection with an invalid key indication, such as may be caused by contact bounce. From the key state information supplied by the multiplexer 1336 and the old status of the key supplied from the key state ram 1341, the key state decoder and generator 1343 will generate signals representing the new status of the key, which are forwarded to the key state ram 1341 and stored therein upon receipt of the write strobe signal from the timing and control circuit 1346.

Details of the key state ram 1341, latches 1342, and key state decoder generator 1343 can be seen from Figure 109, which will be described in conjunction with the key state table illustrated in Figure 111 and the timing diagram of Figure 112. The address of the key being scanned is derived on leads S1 - S32 from the counter 1337 and is applied to the key state ram 41, which reads out the three bits representing the old state of the key from the address storage location in the ram. These three bits are applied to inputs D1, D2, and D3 of the latches 1342, which receive at input D0 the key state of the addressed key on lead

. The four bits of data are clocked into the latches 42 in response to the clock signal received on lead

from the timing and control circuits 1346 in Figure 110.

The data stored in the latches 1342 is available on outputs Q0 - Q3 to the key state decoder 1343, which receives these bits at inputs D1 - D4. This decoder 1343 in conjunction with its output gates G1, G2, and G3 determine the new status of the key on the basis of the old status and the key state information obtained from the present scan of the key. The fifteen possible combinations of key status are illustrated in the table in Figure 111, which shows the old key status, the present key state, and the new key status, respectively. Depending upon the key status received from the multiplexer 1336, one of the fifteen key memory states will be determined by the decoder 1343. In Figure 111 an open or non-operated key is represented by a "0" and a closed or operated key is represented by a "1". In sequence number 0, the key is idle open and so both the old key status and the new key status will be 000. When the first closed key transition is detected, the key state decoder 1343 will move the key status to sequence number 1 so that the outputs of gates G1, G2, and G3 representing the new key status will be 001, since the old key status was 000 and the present key status is 1.

The next time the key is scanned, if the present key state indicates that the key is now open, the decoder 1343 will move to sequence number 2 with the new key status at the output of the decoder gates G1 - G3 being 000. Thus, if the next scan of the key indicates that the key is open, the decoder 1343 will move back to sequence 0. On the other hand, after sequence number 1, if the next key scan indicates that the key again is closed, the decoder 1343 will move from sequence number 1 to sequence number 3 in which the new status is 010, indicating that two closed key transitions have been detected. If the next scan again indicates a closed condition, the decoder will move to sequence number 5 with a new key status of Oil , and if the closed key condition persists, the decoder will then move to sequence number 7 with a new key status of 100. Once sequence number 7 has been reached, the system may recognize a valid key transition from open to closed, since four consecutive closed key transitions have been detected. The system will therefore send a closure indication to the CPU.

It will be noted that in between each of the sequences 1, 3, 5, and 7, a sequence is provided for the case where an open key indication may be received subsequent to a closed key indication. If an open key condition is detected after a closed key condition, the decoder 1343 will revert back to sequence number 0. For example, if the key status is in sequence number 1 and an open condition is received, the status will move the sequence number 0. If the next key state is a closed key condition, the status will move back to sequence number 1. If another open key condition is then received, the status will again move back to sequence number 0. This ensures that only after four consecutive similar transitions will a valid transition be recognized.

Sequence number 9 in the key status represents an idle closed condition which will remain unchanged until an open key transition is detected. The sequence from idle closed to idle open is affected in the same manner already described in connection with the detection of idle closed, with four consecutive open transitions being required before a valid recognition of the transition will be made by the system.

When the key state decoder 1343 has completed its analysis of the four bits of key status information, the outputs of gates G1 - G3 are applied to the key state ram 1341 at input DI1, DI2, and DI3, and the data is stored in the-ram 1341 on receipt of the appropriate level on lead

, as indicated in Figure 112. Also, when a valid idle closed condition has been detected at sequence number 7, as seen in Figure 111, key state decoder 1343 provides an output to gate G12, which is applied through gate G13 onto lead

indicating the closed gate condition to the timing and control circuit 1346 in Figure 110. Similarly, when the key state decoder 1343 reaches sequence number 14, recognizing a valid open key condition, the decoder 1343 provides an output through gate G6 onto lead indicating the open condition to the timing and control circuit 1343 in Figure 110.

Looking once again to Figure 108, if a valid open or closed key transition is detected, the send control system will generate a message conveying the new key status information to the central processing unit. This message consists of two bytes of eight bits each, the first byte consisting of an eight bit sync character and the second byte including a six bit address, one bit representing the new key state and a parity bit. The message is formulated in a shift registerSR1, which receives the eight bit sync character, and a shift register SR2, which receives the six bit key address from the counter 1337, the key state from the timing and control circuit 1346, and the appropriate parity bit from the parity generator 1347. When the message has been completely formulated, it is shifted out through gate G26 to the modem 1350, as seen in Figure 107, for transmission to the attendant audio circuit 115.

While both open and closed key transitions must be detected in connection with the various control keys in the operator console, it is clear that those keys included in the operator key pad do not require detection of an open or released transition. In other words, release of the keys in the key pad has no general meaning within the system and therefore need not be recognized. Thus, to inhibit the sending of transition data in connection with key pad release the gate G6 in Figure 109 is inhibited from the output of gate G5 for those addresses of the keys of the operator key pad received through gate G4. Thus, while an open transition may be detected by the key state decoder 1343, the gate G6 will be inhibited preventing enabling of the lead OPE for the keys of the operator key pad. The details of the timing and control circuit 1346, parity generator 1347, and shift registers SR1, SR2 are illustrated in Figure 110. A 111 KHz signal from the clock generator 1380 is applied through gates G21 and G22 to the send control timing flip-flops 1332 and 1333, which provide at the outputs of gates G27, G28, and G29 the respective timing signals

The signal

drives the counter 1337 and the other signals are applied to Figure 109 in control of the latches 1342 and the key state ram 1341, as already described. When a valid key transition is detected and one of the leads CLO or OPE is enabled through gate G16, a send request signal will be generated at the output of gate G17 at the end of the

pulse, as seen in Figure 112, which signal will inhibit the gate G22 to prevent further clock pulses from being applied to the flip-flops 1332 and 1333. Thus, no output will be provided on lead

thereby stopping the counter 1337 which scans the key inputs to the multiplexer 1336. This is done to permit the previous message, if any, to be shifted outof the shift registers SR1 and SR2 before the new message is supplied thereto.

The shifting of data from the registers SR1 and SR2 through gate G26 onto lead

to the modem is controlled by a binary counter 1348, which is in turn controlled by a send message flip-flop 1349 driven from the clock generator 1380 by gate G20. When all the data has been shifted out of the shift registers SR1 and SR2, a signal will be provided from the CO output of binary counter 1348 to one input of AND gate G19. The send request signal at the output of gate G17 is supplied through gate G18 to a second input of AND gate G19, which will be enabled if no DSS request is received at that time on lead

Enabling of AND gate G19 will set the send message flip-flop 1349 causing

to go long and the address from counter 1337 will be shifted in parallel into the shift register SR2 along with the parity bit from parity generator 1347 and the key state derived from the key state decoder 1343. The synchronizing character is automatically loaded into the shift register SR1. At this time, the CO output of counter 1348 is also applied through gate G23 to enable gate G24 to generate an output on lead

to the latches 1342 in Figure 109, thereby resetting the latches, and gate G25 is enabled to inform the DSS circuit on lead

of the busy condition.

With this, any outputs on leads

or

to gate G16 in Figure 110 disappear, causing the send request signal at the output of gate G17 to disappear and thereby opening up the gate G22 to permit the scanner to drive the flip-flops 1332 and 1333 once again. Thus, scanning of the keys by the multiplexer 1336 resumes.

At the next clock signal applied through gate G20, the send message flip-flop 1349. is reset causing the

signal to go high. This results in the message being shifted out of the registers SR1 and SR2 serially through gate G26 to the modem on lead

as the binary counter 1348 is reset and cycles with the applied clock pulses. Also, the release scanner flip-flop 1331 sets causing

to go high. When the counter 1348 reaches its maximum count, all data has been shifted out of registers SR1 and SR2, and the next message can be formulated.

If a DSS request comes into gate G19, flip-flop 1349 is inhibited, the

lead is not enabled, and data from the DSS circuit may be applied through gates G30 and G26 to lead

The receive control system will now be described in more detail in conjunction with Figures 114 - 119. The message received from the CPU 130 consists of three bytes of eight bits each. The first byte is a standard eight bit synchronizing character which is used to indicate that the message is a proper message and that it has been completely received. The second byte consists of a parity bit and seven data bits indicating the illuminator or alphanumeric display address. The third byte includes a three bit flash code if the second byte identifies illuminator codes, a six bit alphanumeric character code if the second byte designates an alphanumeric display, or an eight bit DSS illuminator identity if the second byte indicates that the message relates to DSS (direct station selection) service.

As seen in Figure 114, the three bytes of the message are received serially from the modem in the three shift registers SR3, SR4, and SR5. When the sync detector G32 detects the synchronizing character in the shift register SR3, it signals the timing and control circuit 1361 that a complete message has been received and is ready for decoding. As indicated, the second byte of the message will indicate whether the message relates to illuminator control, alphanumeric display control, or the DSS service. Thus, the timing and control circuit 1361 will first determine whether the second and third bytes of the message have the proper parity and then decode the second byte of the message to determine what type of message has been received. The details of the shift registers SR3, SR4, and SR5 and the control circuitry for shifting data into three registers is illustrated in Figure 115. The timing diagram in Figure 118 also indicates the timing of the receipt of the serial data from the modem 1350 and how the clock within the receive control system is aligned with the receipt of the incoming data.

The serial data is received on lead RXDATA and applied through gate G31 on the one hand to the data input of the shift register SR5, which is connected in series with the shift registers SR4 and SR3. The serial data at the output of gate G31 is also applied to an edge detector comprising flip-flops 1356 and 1357. The flip-flop 1357 detects the leading edge of the incoming data to enable gate G37, which generates the signal PRSET to preset the counter 1354. On the next clock pulse, the flip-flop 1356 is set disabling the gate G37. The clock pulses from the master clock 1380 are also applied through gate G38 to drive the counter 1354, which counts down from the preset count and in due course provides an output CLOCK IN to enable each of the shift registers SR3, SR4, and SR5 to shift data. As seen in Figure 118, the signal CLOCK IN is generated at the center of the received data to ensure that the data is available for shifting into the shift registers SR3 - SR5. Thus, the edge detector formed by flip-flops 1356 and 1357 and the counter 1354 serve to align the clock for the shift registers SR3, SR4, and SR5 with the center of the received data. In this way, the clock which controls the shift registers aligns itself with the receipt of each bit of serial data from the modem 1350.

When the entire message has been received, the synchronizing character in the shift register SR3 will be detected by the sync detector consisting of gate G32 and inverting gates G33 - G36. The output of gate G32 is applied to flip-flop 58 which enables gate G39 to generate the message ready signal MSGRDY, which is forwarded to the timing and control circuit 1361 in Figure 116. On the next clock pulse, the flip-flop 1359 will set disabling the gate G39 and generating a CLEAR MESSAGE signal to clear the data in each of the shift registers SR3, SR4, and SR5.

The seven data bits in the second byte of the message may have the following identities:

0 - 63 = illuminator identity for sixty-four lamps 64 - 79 = alphanumeric display identity

80 - 118 - spare

119 - RUL request (third byte ignored)

120 - 127 = reserved for DSS

Referring to Figure 114, if the second byte of the message falls within 0 - 63, the message will relate to an illuminator identity. Thus, the six significant bits are forwarded to an address selector 1363 to address a storage location in the display and flash code store 1364, which stores selected flash codes for each of the key lamps in the console. The particular flash code to be stored at that address in the store 1364 is designated by the first three bits of the third byte of the message, which are applied to the store 1364 from the shift register SR5 and stored therein upon receipt of the write strobe signal applied from the timing and control circuit 1361 through gate G68.

The address selector 1363 is a multiplexer which alternately applies to the display and flash code store 1364 the address from the received message and a scanning address received from a seven bit counter 1362. The address from the message is applied to the store 1364 from the address selector 1363 to designate the storage location into which the data is to be written from the message; while, the address applied from the counter 1362 through the address selector 1363 to the display and flash code store 1364 designates the address from which data is to be read out to a flash code selector 1367. Thus, the storing of flash codes in the store 1364 is effected in an interdigitated manner with the scanning of the store 1364 to read out the stored flash codes to the flash code selector 1367.

The details of the timing and control circuit 1361 are illustrated in Figure 116, and the timing diagram of Figure 119 indicates the various signals involved in the operation of this circuit. When the message ready signal

is generated at the output of gate G39 in Figure 115, the signal is applied through gate G40 to one input of AND gate G41 in Figure 116. The eight bits of the second byte and the eight bits of the third byte of the received message are applied from the shift registers SR4 and SR5 to respective parity checking circuits 1368 and 1369 on leads A1 - A64, PARITY, and D0 - D7, thereby checking the parity of the two bytes together. If even parity is detected, the checking circuit 1369 will provide an output to enable the AND gate G41 providing at the output thereof a

signal to a pair of flip-flops 1373 and 1374 which serve to generate a synchronize update pulse from the output of gate G42 via gate G43. A pair of flip-flops 1376 and 1377 are driven from the master clock to provide respective timing signals

1 and PHASE 2, as seen in Figure 119. The PHASE2 signal clocks the binary counter 1362 which generates the scanning address signals for scanning the storage locations in the display and flash code store 1364. The least significant bit of the output of the counter 1362 provided on line SELWA is utilized to control the address selector 1363 to shift between the address from the received message and the address provided by the counter 1362.

Upon generation of the synchronize update pulse at the output of gate G43 after valid parity has been detected and a message valid signal has been generated, gate G44 will be enabled to generate the write strobe signal WS which serves to write the first three bits of the data in register SR5 into the display and flash code store 1364. On the other hand, if the received message relates to the alphanumeric display, the gate G45 will be enabled by enabling of the lead ALPHA along with the synchronize update pulse at the output of gate G43 and the output of enabled gate G51. Gate G45 will generate the alphanumeric strobe signal

If the parity checking circuits 1368 and 1369 detect odd parity in the received message, the parity error flip-flop 1376 will be set from the output of gate G56 to generate a parity error response on lead

This signal is to be formulated into a message by the send control system to inform the CPU 130 that the message has been improperly received and should be resent. Referring to Figure 109, the signal

is applied through gate G10 to one input of AND gate G11, the other inputs of which are applied from the counter 1337 through gates G7, G8, G9 and G14. The logic gate combination serves to enable the AND gate G11 when the address for key 15 has been generated by the counter 1337 and a

signal is received from the receive control system. The enabled gate G11 will set the flipflop 1344 to provide an output through gate G12 and gate G13 on lead indicating a closed key condition, which is inserted into the message in the shift register SR2 in Figure 110. Thus, the CPU 130 will receive a message indicating that a closed key condition is detected in connection with key 15; however, key 15 in this system is a ficticious control key, which is recognized by the CPU 130 as an indication that a parity error has been detected in the console. Based on this information, the CPU 130 then initiates a retransmission of the message. Also, at the time flip-flop 1344 is set, a parity acknowledge signal

is forwarded through gate G50 in Figure 116 to reset the parity error flip-flop 1376.

Referring once again to Figure 114, the flash codes which are sequentially read out of the display and flash code store 1364 are applied to a flash code selector 1367 which selects one of the flash signals from a flash timing generator 1366 on the basis of the received code. The signal is applied from the flash code selector to a key lamp display demultiplexer 1375 which is clocked by the signal SHIFT produced from gates G46 and G47 in Figure 116 with the timing indicated in Figure 119. These flash signals are applied to the key lamps LD1 - LDn through the display latches 1331 which are strobed by the timing Signal DA32 generated from the binary counter 1362 in Figure 116.

Figure 117 illustrates the details of the address selector 1363, display and flash code store 1364, flash timing generator 1366, and flash code selector 1367. The address selector 1363 comprises three multiplexers 1381, 1382, and 1383. The multiplexer 1381 is connected to receive the first three bits of the third byte of the message along with the seventh bit A64 of the second byte. Upon receipt of the strobe signal STST from the modem 1350, the three bits on leads D0 - D3 will be applied to the multiplexer 1381 along with the bit A64. The six address bits from the second byte of the message are provided on leads A1 - A8 to the multiplexer 1382 and leads A16 and A32 to the multiplexer 1382 and on leads DAI6 and DA32 to the multiplexer 1383.

As already indicated, the least significant bit of the output of the counter 1362 on lead SELWA controls whether the address signals DA1 - DA32 or A1 - A32 are stored in the multiplexers 1382 and 1383. In this way, as seen in Figure 119, a message address will be gated, then a scanning address will be gated, alternately applying one address and then the next address to the display and flash code store 1364, as controlled by the A and B inputs to the respective multiplexers 1382 and 1383 applied on lead SELWA and through gate G57. When a message address is received in the multiplexers 1382 and 1383, the store 1364 will be addressed to receive the three bits of data from the third byte of the message supplied to the multiplexer 1381 on leads D0 - D3 provided the message is related to key lamp display control. As already indicated, if the second byte of the message indicates an illuminator identity of 64 - 79, it will be determined that the message relates to alphanumeric display identity rather than illuminator identity. This is simply determined by examining the A64 bit to determine whether or not the message is of one type or the other. If the A64 lead is enabled at the output of the multiplexer 1381, the input UE of the store 1364 will be enabled to inhibit a reading of the data into the store. This is illustrated in Figure 114 by the gate G68 being inhibited to prevent the write strobe signal to be applied to the store 1364. In effect, the function is accomplished without the provision of a gate, as seen in Figure 117. When a scanning address is applied to the store 1364, the flash code stored at that location in memory is read out to the flash code selector 1367 to which is connected a flash timing generator 1366. The flash timing generator 1366 produces a plurality of different flash signals which may be selectively gated through the selector 1367 on lead MPC to the key lamp display demultiplexer 1375.

As seen in Figure 114, where the message relates to control over the alphanumeric display, the second byte of the message will provide the display address to the alphanumeric display demultiplexer 1372 while the third byte of the message will provide the identification of the character which is decoded by the decoder 1371. In this way, a selected element AD1 - ADn of the addressed alphanumeric display will be selectively energized as required.

A further feature of the present invention relates to the provision of means in the operator console to permit the CPU 130 to determine that the console is properly operating and scan the various key states which are stored in the key state ram 1341 of the send control system. The CPU 130 accomplishes this by sending a message to the console in which the second byte is set at a value 119. Referring to Figure 116, the gates G52, G53 and G54 detect the code 119 in the third byte of the received message and provide an output through gate G55 to set flip-flop 1378 upon receipt of the message read signal

via gate G40. The flip-flop 1378 generates an "are you well" signal on lead RUL which is applied to flip-flop 1334 in Fig. 109. The flip-flop 1334 is set by the clock signal on lead S32 and remains set for a full cycle of the scanning addresses. The output of flip-flop 1334 enables gate G15 to pass a signal from the key state decoder 1343 representing the sequence number 9 for each key state being scanned. In this way, as each of the keys are scanned in the multiplexer 1336, each key which is in the idle closed condition will cause gate G15 to be enabled generating a signal on lead

to the input of gate G16 in Figure 110. As already described, the enabling of gate G16 results in generation of a send request at the output of gate G17 so that a closed key condition will be forwarded to the central processing unit 130 even though that indication may have previously been forwarded. At the same time the flip-flop 1334 in Figure 109 is set, an output is applied on lead RULACK to Figure 116 acknowledging the "are you well" request and resetting the flip-flop 1378. In this way, the operator console will supply to the central processing unit during one complete scan of all the keys the present state of these keys so that the system may obtain this information, which may be needed for example after a loss of power in the system in which this information has been lost by the central processing unit 130. 3. The Attendant Audio Circuit Figure 120 illustrates the details of the data or control section of the attendant audio circuit 115, the basic function of which is to convert signals received from the attendant console in FSK form to digital form and to convert the digital data received from the attendant R/0 circuit into FSK form. This is accomplished by a conventional model 1390. The FSK signal received from the attendant console undergoes some conditioning before it drives the modem 1390. First of all, the signal is filtered by a bandpass filter 1385 which may consist of a combination of passive and active bandpass filters. The purpose of this filtering is to increase the signal-to-noise ratio and reduce accordingly, the probability of error detection. The output of the filter 1385 is applied through amplifier 1386 on the one hand to a limiter 1387 and on the other hand to a threshold detector 1388. The limiter 1387 serves to detect zero crossovers and basically provides a squarewave output which is applied to the modem 1390 when the input carrier signal is below a predetermined level, for example, approximately 55 millivolts. During this condition, the

output of the modem 1390 goes high providing an alarm signal to indicate carrier loss to the system.

The data from the attendant I/O circuit is received by a line receiver 1392 on leads 1381 and 1382 and is applied to the modem 1390 for conversion to FSK form. The output from the model 1390 is applied through amplifier 1393 and transformer TR4 onto leads T2 and R2 to the attendant console.

Figure 121 illustrates the voice section of the attendant audio circuit. Basically, this circuit is a four-way conference active network which combines the audio voice signals of the source, designation, line, and attendant. The interface of this circuit with the attendant console is via the two-wire path T1 and R1; while, the audio interface with the PCM coded in the miscellaneous cell 102, as seen in Figures 7 and 90, is via four-wire paths.

The audio signals from the operator via the operator console are provided through transformer TR1 to the source interface 1400, destination interface 1401, and line interface 1402 via the respective amplifiers A1, A2, and A3. The four-wire interfaces 1400, 1401, and 1402 can each be divided into two basic sections. The first section interfaces with the conference circuit matrix in the PABX system, while, the second section comprises those lines which interface with the filters in the main matrix of the PABX system. Thus, as seen in the source interface 1400, depending upon the state of switches SW3 and SW5, the output of amplifier A1 will either be applied through amplifier A6 to the line SS, or the output of amplifier A1 will be applied through amplifier A7 and a transformer TR2 to the pair of lines SS1 and SS2. In a similar manner, depending upon the state of switches SW4 and SW6, either the receive audio signal on lead SR will be applied to the input of amplifier A4, or the receive audio signal on the transmission pair SR1 and SR2 will be applied through transformer TR3 via A4.

As seen in Figure 121, the network is arranged in such a way that side tone is eliminated by reinjecting to each port its own signal in opposition of phase. Thus, the audio signal from the operator is not only applied to the input of amplifier A1, but is also reinserted through amplifiers A4 and A5 back to the operator. The received audio signal in each of the interface circuits 1400, 1401, and 1402 also are not only applied through amplifiers A4 and A5 to the operator, but are also reinjected through amplifiers A1, A2, and A3, respectively. A capacitor C1 is provided at the attendant two-wire port in line R1 to block any D.C. current through the secondary of the hybrid transformer TR1. This hybrid transformer TR1 is also loaded with a series of varistors RV1 - RV6 to provide for secondary lightningprotection.

The basic outputs of the network as seen in Figure 121 can be switched between the conference matrix and the main matrix by means of the analog gates G70 - G73, as seen for example in connection with the source interface circuit 1400, wherein the gates G70 and G71 control the operation of the switches SW3, SW4, SW5, and SW6. These analog gates are also used to implement the exclude source or exclude destination operations by merely opening those paths as commanded by control signals received from the attendant I/O circuit on leads

and

respectively. Dial tone can be selectively injected into the circuit from the tone source on leads DT1 and DT2 through transformer TR8 under control of the switch SW1, which is responsive to the control signal from the- attendant R/O on lead

Similarly, intrusion tone can be injected into the circuit on leads IT1 and IT2 through transformer TR9 depending upon the condition of switch SW2, which is controlled from the attendant I/O on lead

F. THE DIGITAL CONFERENCE

Figure 122 is a basic block diagram of the digital conference circuit of the type which may be used with the system of the present invention. The basic function of this circuit is to provide for the simultaneous operation of four 4-party and one 8-party conferences by operating on eight bit compressed PCM words received from the matrix switch in such a manner that signals are expanded, combined linearly by arithmetic operations, recompressed, and redistributed back to the conferees via the matrix switch. The arithmetic combining operation provides for the deleting of the component of each speaker's voice signal from the data being sent back to that speaker's receiver. In addition, the digital conference is capable of providing for expansion of the basic conference sizes by combining any of the conference groups C0 - C4 either in pairs or in larger numbers. In such expansion of the conference size, one port of each basic conference group is required for linking it to another conference group. Hence, the linking of two 4-party conference groups results in a 6-party conference group, and the linking of a 4-party group and an 8-party group results in a 10-party conference. The manner in which this is accomplished will be described in greater detail hereinafter.

Referring to Figure 123, each of the twenty-four 8-bit words allocated to the digital conference is received sequentially on the line 1.544 MB/S data bus from the digital switching network at an eight bit input data register 1408. The eight bits of each word are received in serial form and shifted into the register 1408 in time with clock signals generated from the master counter 1409, which is synchronized to the system timing by the receive preframe signal

F As each word is received in the register 1408, it is transferred in parallel into an eight batch latch 1410 to permit processing while the next word is received serially and stored in the register 1408. Thus, each processor cycle of the digital conference comprises a clock cycle of bits 0 - 7 which are synchronized with the system clock and occur in time with each successive bit being received in serial form into the data register 1408. Thus, once a word has been received and stored in the latch 1410, the digital conference system has eight cycles of processing time until the next word will have been completely received in the data register 1408 and be ready for shifting into the latch 1410. The twenty-four words or channels allocated to the digital conference therefore come in in sequence and each word is processed as the next word is being received in the data register 1408.

The master counter 1409 is driven from the system clock so as to be synchronous therewith, and is reset by the received preframe signal

so that it is in synchronism with the data received from the system insofar as the sequential order and timing of the channels is concerned. Thus, the received preframe signal

which comes in from the common control tells the digital conference that the input switch 1408 is about to receive the first bit of the first word of the twenty-four word sequence. The received preframe signal PRF comes into the digital conference one and one-half bit times before the frame pulse and serves as a preliminary indication that a new frame is about to occur.

Before each word can be arithmetically processed, it must first be expanded into a thirteen bit linear form. In this regard, each eight bit word is made up of seven bits representing magnitude and an eighth bit representing the sign of the word. Since the sign bit will not be affected in the expanding operation, the first seven bits of the word are applied from the latch 1410 through a decompanding logic circuit 1420 where it is expanded to twelve bits. The sign bit is forwarded from the latch 1410 through a sign bit processor 1480, which formulates the arithmetic functions to be performed in connection with the word on the basis of the value of this bit. The sign bit is also forwarded from the sign bit processor 1480 with the twelve bit expanded word to an input RAM 1430 for storage. The arithmetic functions to be performed on the word are effected by an arithmetic and logic unit 1440, having a pair of inputs A and B, the B input being connected to the fifteen outputs of the RAM 1430. The purpose of the RAM 1430, which has a capacity of eight words, is to store the eight bits of each channel as it is received and retain these bits during processing by the ALU 1440, so that when a total is provided by the ALU 1440, the individual words of each conferee may be subtracted from the total prior to outputting. Thus, as each word comes into the RAM 1430, it is processed by the ALU in accordance with the sign bit designated by the processor 1480 to produce a partial total until all of the words of a particular conference group have been received.

The processor 1480 also provides the manipulation of the sign bit which effectively results in inversion of every other (alternate) channels coming into the digital conference. In this regard, the input data latch 1410, which stores the incoming sign bit of each channel provides to the processor 1480 not only the stored sign bit but also an inverted sign bit. Thus, the processor 1480 merely selects the stored sign bit for one channel, and then selects the inverted sign bit rather than the stored sign bit for the next channel. This effective inversion of alternate sign bits provides the same result insofar as the digital conference is concerned as if an inverting amplifier has been placed in the analog section of the port associated with that channel. The partial and total sums of the signals which constitute the different conference groups are stored in an ALU RAM 1450, which also provides a work area for storing data which is in the process of being converted from two's complement to sign magnitude. The partial and the total sums stored in the RAM 1450 are supplied through a sixteen bit latch 1450 back to the A input of the ALU 1440 for processing.

When the total sum of signals which constitute a given conference group has been provided by the ALU, the channels associated with that conference group which are stored in the RAM 1430 are then successively subtracted from the total, with the result being provided to a gain control register 1490. In the register 1490, gain control over the signals is provided by a gain control processor 1520, the gain being controlled by selectively shifting the word one bit to the right to attenuate the gain for those conference groups of larger size, such as the 8-party conference and the expanded conference groups. Each word is then once again compressed in the compander 1500 and shifted into a parallel-in serial-out shift register 1510 under control of the clock derived from the master counter 1409. The register 1510 receives the compressed seven bits from the compander 1500 and the sign bit from the sign bit processor 1480 and shifts the word into an output RAM 1520.

A RAM write address is provided from the master counter and timing generator 1409 through a multiplexing circuit 1530 which also receives the RAM read address from a data control counter 1540. The multiplexing circuit 1530 provides the RAM write address to the RAM 1520 during the first half of a clock cycle and provides the RAM read address from the data control counter 1540, which is synchronized to a transmit preframe signal XPF from the system. Thus, the data from the shift register 1510 is shifted into the RAM 1520 in synchronism with the timing of the digital conference and is then shifted out into the system in serial form onto the 1.544 MB/S data bus in synchronism with the data processed by the digital switching network.

Although the synchronizing receive preframe signal

and transmit preframe signal

have a known fixed time relationship to one another in the preferred embodiment and are synchronous with the clock signal, it is also possible in accordance with the present invention that the two synchronizing signals not have a fixed time relationship to one another. By providing the separate data control 1540 and multiplexing circuit 1530, such flexibility is permitted, so long as both synchronizing signals are synchronous with the incoming clock signal.

The timing of the various operations within the digital conference circuit in addition to the relative timing of the various system timing pulses produced by the master counter 1409 are illustrated in Figure 124. All timing signals are derived by selectively gating signals from an eight bit synchronous binary counter which is driven by the basic system clock RCLK and the receive preframe pulse

From the basic system clock signals RCLK are derived the digital conference timing clock signals

and CLK for distribution and control over the various circuits within the digital conference.

The details of the digital conference will now be explained in connection with Figures 123 through 135. Referring first to Figure 125, serial data on the 1.544 MB/S data bus is received in serial form on input CDATAI at the input data register 1408 and is clocked into the register in time with the input register clock signal IREGCK. When the register 1408, which is a serial-in/parallel-out register, has received all eight bits of the incoming word, the contents are shifted into the input data latch 1410 which comprises a plurality of flipflops 1411 through 1418. The shifting of data from the register 1408 to the latch 1410 occurs upon receipt of the timing signal

The first seven bits of the word representing the magnitude of the data are applied to the expander 1420; while, the eighth bit, which forms the sign bit designating whether the data is positive or negative and which is stored in the flip-flop 1418, provides both the sign bit and Inverted sion bit on lines ISB and to the sign bit processor illus trated in Figure 126. The sign bit processor stores in a multiplexer 1481 three basic pieces of sign information for generation of appropriate ALU instructions. First of all, it stores the sign of each input data word provided by the signal ISB and the inverted sign provided by signal Secondly, it stores the conditioned sign bit of each input data word in the form of a signal CSB. In this regard, since the sign bit of every other conference channel has been inverted, the CSB signal includes both sign bits and inverted sign bits to enhance conference stability, as already described. The third bit of stored information is the sign of the conference data to be transmitted bac to each speaker in the form of a signal AL15. The ISB,

CSB, and AL15 bits are multiplexed onto a multiplexed sign bit line MXSB via a latch 1482 to determine the appropriate instruction to be given to the ALU 1440 and to provide the required sign bit during the various clock cycles of each processor cycle.

The multiplexer 1481 is driven by the clock signals B, C, and D to apply its contents sequentially to the MXSB latch 182. As already indicated, each processor cycle comprises eight clock cycles; however, the multiplexer 1481 is stepped once for each two clock cycles, so that for one channel being processed, the inputs DO - D3 thereof may be scanned, while for the next channel, the inputs D4 - D7 will be scanned. From this, the manner in which the sign bit for every other channel is inverted can be readily seen, the normal sign bit being selected from input D3 of multiplexer 1481 during one processor cycle and the inverted sign bit being selected from input D7 during the next processor cycle.

There are only five ALU operations required by the digital conference:

1. A + B 2. A (transfer contents of A to the output)

3. A - B

4.

5. A + 1

For this purpose only five control signals are required to control the operation of the ALU 1440, which signals are ALUS12, ALUS03, ALUM and ALUCN. Figure 127 is a logic truth table which indicates how the various control signals for the ALU are formed from the various timing control input signals C1, B1, and the signal on MXSB for the various cross cycles of operation. The logic indicated in the truth table of Figure 127 is performed by the gates 1483 - 1487 in Figure 126 and the timing involved with such operations are clearly indicated in the timing diagram of Figure 124.

Returning to Figure 125, the twelve bit expanded word derived from the expander 1420 is applied to the input RAM 1430 consi sting of respective chips 1431 - 1434, which store the twelve bits along with the sign bit provided on the multiplex line MXSB from Figure 126. Each word is written into memory 1430 by the input RAM write enable pulse IRWE, and the write and read address lines are controlled by the timing signals D, E, and F which provide a 0 - 7 address sequence which repeats three times per frame. Thus, the input RAM 1430 is capable of storing eight words of data at a time and these words are allocated in the memory on the basis of the applied timing signals in the manner indicated in the table illustrated in Figure 128. Thus, it will be seen from the description of the operation of this system to be provided hereinafter that when the total signal value for the eight conference groups including words 16 - 23 has been determined, for example, word 16 from the input RAM 1430 will be read out to the ALU 1440 to be subtracted from this total at the beginning of the same cycle that word 0 is shifted into the latch 1410. Thus, as the storage area in RAM 1430 for word 16 is no longer needed, the first word of the next conference group is ready to be shifted into the vacated storage location. During the next operating cycle, channel seventeen is transferred out of RAM 1430 and channel two is transferred into that vacated memory location. Processing continues sequentially in that manner.

As seen in Figure 129, the ALU 1440 has A inputs AL0 - AL15 derived from the sixteen flip-flops 1461 - 1476 of the latch 1460. The B inputs ID0 - ID15 are derived from the input RAM 1430 (Fig. 125). The instructions which the ALU must perform at each step in the machine cycle is determined by the sign bit processor 1480, which provides the control signals ALUCN, ALUS12, ALUS03, and ALUM. All input data to the ALU 1440 is in sign-magnitude form as received from the decompanding logic circuit 1420. Since the ALU 1440 operates in a two's complement and arithmetic mode, the signs of the input sign magnitude data determines whether the ALU must perform an ADD or SUBTRACT function. After the ALU performs the various operations for determining the basic information to be sent back to each conference participant, this information is available in two's complement form and must be converted back into sign magnitude form before being applied to the compander circuit 1500. Hence, the sign bit of each result provided by the signal ALT 5 is tested to determine one of two courses of action. If the sign bit is positive, the data is outputted to the gain control register 1490 without modification. On the other hand, if the sign bit is negative, a one's complement plus 1 operation is performed to convert to a positive number.

With the limited set of instructions to be performed by the ALU 1440, the S0 and S3 control inputs are always identical as are the S1 and S2 inputs to the ALU 1440. Hence, the control signal ALUS03 is common to both S0 and S3 and the signal ALUS12 is common to S1 and S2. Various arithmetic, data transfer and clear operations take place within the ALU on each clock cycle, a group of eight clock cycles constituting a complete processor cycle. As already indicated, one processor cycle consists of processing the last input word and also outputting a data word to the gain control register 1490. The ALU output RAM 1450 is capable of storing five words of fifteen bits and is addressed by the timing signals on control leads ARAA, ARAB, and ARAC which are applied to the A, B, and C address inputs of the RAM. The storage assignments are formulated so that memory location 4 is used as a work area during clock cycles 1, 2, 3, and 4 for storing data which is in the process of being converted from two's complement to sign magnitude form, prior to being loaded into the gain control register 1490. Memory locations 0, 1, 2, and 3 are time shared over the course of the twenty-four channel frame to store partial running sums of a given conference group and to also hold the 'total sum of the previously processed conference groups. The ALU latch 1460 simply provides a temporary storage register to hold the information accessed from the RAM 1450 so that it can be inputted to the A input of the ALU 1440 for subsequent processing. Data is transferred to the latch 1460 by the transfer pulse ALTFR which operates in synchronism with the address presented to the RAM 1450, as shown in the timing diagram of Figure 124. In order to minimize the amount of hardware required in the system, the control signal on line ALCLR which is to perform a CLEAR function, actually drives all the $ outputs to the ALU to their high states and thus present a data value of minus 1 instead of 0 to the ALU input whenever the latch 1460 is cleared. Thus, the data being summed up for each conference group is always low by one count. The only effect of this is to cause the conference data being returned to each channel to have a DC offset of one unit. The effect will, of course, have no affect on overall system performance.

The structure and operations which take place at each of the clock cycles contained in a basic data processing cycle are illustrated in the flow chart shown in Figure 130. This chart gives the sequence of steps for the particular processor cycle where channel 0 data is being shifted to the latch 1410 from register 1408 and processed data is being outputted to channel 16.

During clock cycle 0, the seven magnitude bits of word 16 and the conditioned sign bit are read from the input RAM 1430 and applied on leads ID0 - ID15 from location 0 in the input RAM 1430 to input B of the ALU 1440. As seen from Figure 128, the input RAM 1430 at this time stores words 16 - 23 in memory locations 0 - 7 thereof. Next, the total sum of the eight words of conference group member 4 are read from location 3 in the ALU RAM 1450 into the latch 1460 in response to the transfer signal ALTFR and this total sum value is transferred to the A input of the ALU 1440 on leads AL0 - ALT 5.

In clock cycle 1, the condition sign bit CSB is tested to determine whether it is positive or negative. The sign bit CSB has been stored in the register 1481 (Figure 126) which scans its contents in time with the signals B, C, and D connected to the logic circuitry which determines on the basis of the logic truth depicted in Figure 127 which instructions are to be performed by the ALU 1440. If the sign bit CSB for word 16 is positive, the ALU 1440 will execute an A - B operation. If the sign bit CSB-16 is found to be negative, the ALU 1440 will execute an A + B operation. The result, which is a two's comple¬ment of the conference data for channel 16, is then stored in location 4 of the ALU RAM 1450.

During clock cycle 2, location 4 of the ALU RAM 1450 is read and the contents transferred through the latch 160 to input A of the ALU 1440. The sign bit AL15 derived from flip-flop 1476 from the latch 1460 is also stored in the sign bit processor 1480 (Fig. 126) at this time.

During clock cycle 3, the sign bit AL15 is tested in the sign bit processor 1480 to determine whether it is positive or negative. If the sign bit AL15 is positive, the data at input A of the ALU 1440 is transferred to the output thereof without modification and is stored in location 4 of the ALU RAM 1450. If the sign bit AL15 is negative, a one's complement of the word at input A of the ALU 1440 is performed and the result is then stored in location 4 of the ALU RAM 1450. During clock cycle 4, location 4 of the ALU RAM 1450 is read and transferred to the A input of the ALU 1440 through the latch 1460. During clock cycle 5, the data at input A of the ALU is transferred directly out to the gain control register 1490 without modification if the sign bit AL 16 was positive; however, if the sign bit was negative, the ALU 1440 performs an A + 1 operation of the data prior to transfer to the gain control register 1490.

At this point, word 16 has been transferred out of location zero in the RAM 1430 to make room for the incoming data from the next conference group. Thus, during clock cycle 6, the input sign bit ISB of incoming word zero is forwarded to the sign bit processor 1480 and the seven magnitude bits of word zero are stored in location 4 of the input RAM 1430 along with the sign bit on lead MXSB. During the same cycle, the partial sum of word 0 from location 4 of the ALU RAM 1450 is transferred through the latch 1460 to the A input of the ALU 1440. In this case, since we are working with the first word of the conference group, there is no partial sum in the RAM 1450, but for subsequent words, a partial sum will be forwarded to the A input of the ALU 1440 and then arithmetically processed with the next word. During clock cycle 7, word 0 is read from the input RAM 1430 to become input B to the ALU 1440. Also, the sign bit ISB is tested to determine whether it is positive or negative. If the sign bitis positive, the sign bit processor 1480 will control the ALU to execute an A + B operation. On the other hand, if the sign bit ISB is negative, the ALU 1440 will be controlled to execute an A - B operation. The result of this arithmetic operation is then stored in location 0 of the ALU RAM 1450 and becomes the partial sum of the conference group 0.

The same functions are repeated for the following processor cycle in which channel 17 is outputted and channel 1 is inputted. The cycle continues in this manner outputting one channel and inputting the next channel.

Each channel outputted from the ALU 1440 is applied to the gain control register 1490 where it may be operated or under control of the gain control processor 1520. Since the digital conference is capable of combining conference groups to form an expanded conference facility, the gain of each channel must be controlled in accordance with the size of the conference facility. If a simple 4-party conference utilizing one of the available conference groups is selected, the channels of data supplied to the register 1490 may be merely stored without modifying the gain thereof; however, for expanded conference facilities including the 8-party conference group, the gain must be appropriately adjusted in the register 1490 under control of the gain control processor 1520.

Referring to Figure 131, after the computations have been completed in the arithmetic logic unit 1440, the fifteen magnitude bits are parallel loaded from the ALU into the gain control register 1490, which comprises individual registers 1491 - 1494. The loading of data into the gain control register 1490 is effected in response to the gain control register clock signal GREGCK and the function performed by the gain control register is determined by the control signal GREGCK which is applied to the SI inputs of each of the registers 1491 - 3494. The GREGSI control signals determine whether the GREGCK clock signals load data or shift data in the registers 1491 - 1494. This is clearly indicated in the timing diagram in Figure 124.

Assuming that there are no conferences which are expanded (linked to other conferences to increase their size) none of the data being transmitted to the conferees in the four 4-party conferences will be attenuated. Therefore, the binary data corresponding to words 0 through 15 will not be shifted after they are individually loaded into the gain control register 1490. Hence, for those words under the conditions of no conference expansion, the gain control register 1490 acts simply as a temporary storage register. For words 16 through 23, which are associated with the 8-party conference, the gain control register 1490 will first be loaded upon receipt of a gain control clock signal GREGCK at the time the signal GREGSI is high. Then, the data in the registers 1491 - 1494 will be shifted one bit to the right by having a GREGCK clock signal present when the GREGSI control is low. The shifting of the words in the gain control register 1490 one bit to the right provides for adjustment of the gain of the signal.

The resultant data words represent the linear fifteen bit binary weighted words to be transmitted back to the individual conferees, after they are compressed. Compression is performed in the compander 1500 connected to the output of the registers 1491 - 1494.

As already indicated, the loading of the registers 1491 - 1494 and any shifting of data in the registers is controlled on the basis of the values of the gain control clock signals GREGCK and the shift signals GREGSI. The shift signal GREGSI is derived from the timing signal C1 generated by the system clock, and merely provides for loading of data into the gain control register 1490 during the first four bit times and the possible shifting of data in the register during the last four bit times of a processor cycle. The gain clock signals GREGCK are generated in dependence upon various conditions, as determined by the gain control processor 1520, as illustrated in detail in Figure 132.

As seen in Figure 124, when GREGSI is high, the presence of GREGCK simply loads new data into the gain control register 1490. During the second half of each word cycle, the GREGSI control lead is low, and a GREGCK clock signal appears only if the contents of the gain control register belong to the 8-party conference, or to a 4-party conference which is interconnected to some other conference. Conference expansion is controlled by the central processing unit 130 which indicates to the gain control processor 1520 on leads COEX - C4EX, which are connected to the input of a multiplexer 1521. A control circuit 1525 is responsive to the clock timing signals F, G, and H for scanning the inputs C0EX - C4EX of the multiplexer 1521 providing an output through gate 1522 to a multiplexer 1523 indicating whether the conference groups associated with the respective inputs are to be interconnected to some other conference group in an expanded conference facility. The control circuit 1524 also provides an output via gate 1525 to the multiplexer 1523 indicating whether the conference group being scanned forms part of a 4-party group or relates to the eight party conference group. A third input to the multiplexer 1523 is provided from gain control line GCTRL, which is left open will control the gain of the gain control register 1490 to provide a high gain, or may be wired to ground in order to provide a low gain for the gain control register 1490. In the high gain mode, all 4-party conference circuits contain zero db loss; whereas, the 8-party conference contains 6 db of loss. These values become 6 db and 12 db, respectively, for the selection of the low gain mode.

The scanning of the three inputs A, B, and C of the multiplexer 1523 are controlled by the timing signals from the system clock applied via gates 1526 and 1527. Thus, at each step of the word bit times a gain control pulse may be provided on the lead GCPUL to the gate 1529 depending upon the values provided at the inputs A, B, and C of the multiplexer 1523. The shift signal PREGSI is generated at the output of gate 1528 from the timing signals A, B, and C.

One additional factor must be considered in evaluating the presence or absence of a condition requiring a shift pulse on the GREGCK lead is that whenever two conferences are interconnected, the channel or word slot which serves as the connecting link is always the highest channel number of a particular conference group. This means that only channel numbers 3, 7, 11, 15, and 23 are valid interconnecting links. Whenever two conferences are connected via these links, the logic ensure that no shift pulses (gain reduction) takes place in these time slots. Hence, for example, if conference groups 0 and 1 are linked together (using word time slots 3 and 7 as interconnecting links), words 0, 1 , 2, 4, 5, and 6 which are being sent back to their corresponding conferees would undergo a 6 db attentuation caused by the gain control shift pulses on lead GREGCK, but words 3 and 7 would merely serve to send composite data from one conference group to the other would not get attenuated. This is effected by application of an inhibit signal on lead BLG to the input of gate 1522, which inhibits the gate and prevents the generation of an output from the multiplexer 1523 through gate 1529 on the lead GREGCK.

Figure 133 provides a table indicating the various signals provided on the lead GCTRL, the expansion control leads C0EX - C4EX and lead BLG, and the resultant number of gain control pulses provided from the output of multiplexer 1523 for 4-party and 8-party groups, respectively. The operation of the gain control processor 1520 can be easily determined from the values provided in Figure 133 and the waveforms indicated in Figure 124. It will be noted that a load pulse is generated on lead DLTFR in Figure 132 to the input of gate 1529 from the master clock 1409 to provide for loading of each word from the ALU 1440 into the gain control register 1490. Whether or not an additional clock pulse will be generated on GREGCK then is determined on the basis of the output from the multiplexer 1523 on lead GCPUL to the gate 1529. Thus, if a channel forms part of an expanded group, the multiplexer 1523 will provide an output to produce a gain shift. The output of gate 1525 for the 8-party group also automatically produces a gain shift from the output of the multiplexer 1523, and depending upon the state of the gain control line GCTRL, the multiplexer 1523 may also provide an output pulse to determine the gain control mode.

Referring once again to Figure 131, after the loading and possible shifting operations in the gain control register 1490 are completed for each word, the twelve most significant bits stored in the registers 1491 - 1494 are applied to the compressor 1500 which operates on twelve parallel lines to produce a compressed seven bit word. The compressed word, along with the proper sign bit are parallel loaded into the parallel load shift register 1510 by the clock pulse CLK which occurs when the PREGSI control line is high. This occurs once every eight positive transitions of the clock pulse CLK. The other seven positive transitions of the clock signals which occur when the PREGSI control line is low cause the resulting data in the register 1510 to be shifted out to the RAM 1520. Once each frame, at the time of the WΨ preframe signal, the register 1510 is inhibited from shifting by applying this preframe signal to the S0 control line of the registers 1511 and 1512, which make up the shift register 1510. This is necessary to properly synchronize the reigster 1510 to the master counter which is stalled once per frame time at the time of arrival of the received preframe signal. The register 1510 is a parallel-in/serial-out register which shifts the data on output lead PREGD0 to the RAM 1520.

The serial data on the PREGD0 output of the shift register 1510 contains twenty-four channels of eight bit companded words, clocked out at a 1.544 MB/S rate, which must eventually be routed back to the receivers of each conferee via the digital switching network. The purpose of the RAM 1520, data control counter 1540 and multiplexer 1530 as seen in Figure 123, is to synchronize this data with the transmit preframe pulse XPF which defines the frame time of all data which is to be injected into the digital switching network. The actual transmit preframe time XPF is fixed relative to the received preframe time RPF; however, as already indicated, this is not a requirement of the present invention and the two preframe time signals could be received at various different times to properly control operation of the digital conference.

Referring to Figure 134, the outputting of data from the digital conference is accomplished by writing the data on lead PREGD0 into the RAM 1520 via the PREG output flip-flop 1544 in time with the system clock signal CLK. Each serial bit is for convenience written into the RAM location determined by the state of the master counter 1409, which applies timing signals on leads A - H through multiplexer 1530 comprising stages 1531 - 1538, to the RAM 1520 during the first half of each bit time by means of the narrow 80 ns write pulse CK3 which is supplied by the master clock. During the second half of the bit time, the RAM 1520 is addressed by the data control counter 1540, comprising counter stages 1541 and 1542. This allows data in the RAM 1520 to be read out to the output flip-flop 1521 to generate the serial data stream on lead CDATAO to the digital switching network.

The addresses provided by the data control counter 1540 for this read operation are synchronized to the transmit preframe pulse Whenever the transmit preframe pulse

is inputted to the digital conference, it causes the data control counter 1540 to be loaded to the count designating the first address in the RAM 1520. This thus ensures that the first bit of data which is accessed is bit 1 of channel 0, providing the desired synchronization of the data sent to the digital switching network. As already indicated, in producing an expanded conference facility by combining conference groups, one channel of each conference group is used as a link between the conference groups, and therefore is lost as a possible conferee channel. Thus, if two 4-party conference groups are combined to form an expanded conference facility, six conferees may be accommodated with one channel in each 4-party conference being allocated to the link between the groups. The reason why this is necessary and the manner in which such expansion operates may be seen more particularly in connection with Figure 135. Assume that the two 4-party groups comprising channels

0-3 and 4-7 are to be combined in an expanded conference facility to provide a conference between parties A through F. The central processing unit 130 in setting up such a conference will assign the parties A, B, and C to channels 0, 1, and 2, respectively; while, leaving channel 3 blank. Channels 4, 5, and 6 will then be assigned to parties D, E, and F, respectively, and channel 7 will be left blank.

Under these circumstances, the digital conference will produce as an output from the channel 3 the sum of the contributions of channels 0 - 3 less the contribution of channel 3 itself. Thus, the output from channel 3 will represent a sample of the data from parties A + B + C. The central processing unit 130 will then supply the output from channel 3 directly to channel 7 through the digital switching network 135. Thus, channel 4 will provide an output corresponding to the sum of channels 4 - 6 less the contribution of channel 4; namely, E + F from channels 5 and 6 and A + B + C from channel 7. Party D thus receives the contribution from the other five conferees.

On the other hand, the output from channel 7 will correspond to the sum of channels 4 - 7 less the contribution of channel 7; namely, D + E + F. The central processing unit 130 directly connects the output from channel 7 through the digital switching network to the input of channel 3. Thus, channel 0 will provide an output corresponding to the sum of channels 0 - 3 less its own contribution; namely, B + C from channels 1 and 2 and D + E + F from channel 3. In this way, with the interlinking of the two 4-party conference groups using channels 3 and 7, each of the six parties in the conference will receive the contribution from the other five parties, and in effect, the two 4-party conference groups have been cross-connected to form a six party conference. While we have shown and described several embodiments in accordance with the present invention, it is understood that the same is not limited thereto but is susceptible of numerous changes and modifications as known to a person skilled in the art, and we therefore do not wish to be limited to the details shown and described herein but intend to cover all such changes and modifications as are obvious to one of ordinary skill in the art.

Claims

WHAT IS CLAIMED IS:

1. An automatic private branch exchange comprising a plurality of ports including line circuits and trunk circuits, said ports being divided into a plurality of distinct groups; first stored program control means including an individual microprocessor unit dedicated to each port group for performing all real-time control in connection with the ports of the respective groups; a transmission network including a plurality of inputs and a plurality of outputs and switching means for selectively interconnecting an input to an output; each port group including information transmission means for connecting the ports to the inputs and outputs of said transmission network; and second stored program control means including a central processing unit responsive to supervisory information from said first stored program control means for controlling said switching means to interconnect designated ports for establishing a communication path therebetween.

2. An automatic private branch exchange according to claim 1 wherein said first stored program control means further includes, in each port group, strobe signal generating means responsive to the associated microprocessor unit for generating strobe signals for respective pairs of ports in the port group and port interface means connected to said microprocessor unit for applying said strobe signals to said pairs of ports sequentially in a repetitive cycle to sample the status of said ports.

3. An automatic private branch exchange according to claim 2 wherein said ports of each port group are subdivided into subgroups of common type ports, each subgroup of ports being connected in common to a first sense line for indicating the status of the port upon receipt of a strobe signal and being connected selectively in a predetermined combination to a second sense line for indicating the port type of the subgroup, said sense lines extending to said port interface means.

4. An automatic private branch exchange according to claim 3 wherein each strobe signal is applied on a separate line from said port interface means in common to a pair of ports in different port subgroups.

5. An automatic private branch exchange according to claim 2 wherein said port interface means includes means responsive to said microprocessor unit for applying command signals to said ports to effect control thereover.

6. An automatic private branch exchange according to claim 2, further including timer means connected to said strobe signal generating means for generating a signal to reset said microprocessor unit whenever a preselected strobe signal fails to be generated.

7. An automatic private branch exchange according toclaim 1 wherein said first stored program control means further includes, in each port group, status means for transmitting status information regarding said microprocessor unit to said second stored program control means and control means responsive to control pulses from said central processing unit for timing the transmission of status information by said status means or resetting said microprocessor unit.

8. An automatic private branch exchange according to claim 7 wherein said control means is responsive to a pulse train to effect said timing or resetting functions in dependence on the pulse duration thereof.

9. An automatic private branch exchange according to claim 8 wherein said control means includes first means responsive to a pulse from said central processing unit for applying a load signal to said status means to enable transmission of status information to said second stored program control means, second means responsive to said pulse for inhibiting said first means, and third means responsive to the duration of said pulse for disabling said second means upon detection of a first duration and for generating a reset pulse upon detection of a second duration longer than said first duration.

10. An automatic private branch exchange according to claim 1 wherein said information transmission means comprises means for multiplexing communication signals from said ports onto a single communication channel and for demultiplexing signals received on said communication channel for application to said ports.

11. An automatic private branch exchange according to claim 10 wherein said transmission network comprises an asynchronous time slot interchange system.

12. An automatic private branch exchange according to claim 11 wherein each port further includes means for converting communication signals from said ports to digital form prior to application to said multiplexing means.

13. An automatic private branch exchange comprising a plurality of ports including line circuits and trunk circuits, said ports being divided into a plurality of distinct groups; a group of service circuits including dial tone senders and detectors; stored program control means including an individual microprocessor unit dedicated to each port group and said service circuit group for performing all supervisory control in connection with the ports and service circuits of said groups; and common control means including a transmission switching network connected to said ports and service circuits and a central processing unit of the stored program type responsive to supervisory information from said stored program control means for controlling said transmission switching network to connect a given port to a service circuit or another designated port.

14. An automatic private branch exchange according to claim 13, further including an operator console comprising a plurality of actuatable keys, signal generating means responsive to actuation of one or more of said keys for generating respective key transition signals, multiplexing means for multiplexing said key transition signals, and a data link for transmitting said multiplexed key transition signals to said common control means.

15. An automatic private branch exchange according to claim 14, wherein said common control means further includes memory means for storing the functional identification of said actuatable keys for use by said central processing unit in controlling said transmission switching network.

16. An automatic private branch exchange according to claim 15, wherein said operator console further comprises visual indicator means for indicating the operating condition of selected ones of said keys, and decoding means responsive to selected control signals received on said data link from said common control means for selectively energizing said visual indicator means.

17. An automatic private branch exchange according to claim 14 wherein said common control means further includes a memory dedicated to said central processing unit and storing the functional identification of the keys of said operator console, a first bus connecting said memory to said central processing unit, controller means for controlling said transmission switching network in response to said central processing unit, attendant interface means for connecting said data link from said operator console to said central processing unit, a second bus connected to said controller means and said attendant interface means, and interrupt control means for connecting said first bus to said second bus.

18. An automatic private branch exchange according to claim 14 wherein said stored program control means further includes, in each port group, status means for transmission status information regarding said microprocessor unit to said common control means, and control means responsive to control pulses from said central processing unit for timing the transmission of status information by said status means or resetting said microprocessor unit.

19. An automatic private branch exchange according to claim 18 wherein said control means is responsive to a pulse train to effect said timing or resetting functions in dependence on the pulse duration thereof.

20. An automatic private branch exchange according to claim 17 further including processor interface means for connecting said stored program control means to said second bus.

21. An automatic private branch exchange according to claim 20 wherein said interrupt control means comprises decoder means for decoding address signals received from said central processing unit which identify one of the means connected to said second bus and enable means responsive to said decoder means for applying an enable signal on said second bus to enable said identified one of said means to communicate with said central processing unit via said second bus, said interrupt control means and said first bus.

22. An automatic private branch exchange according to claim 21 wherein each of said means connected to said second bus include request means for generating an interrupt signal when said means requires connection to said central processing unit and means for applying said interrupt signal on said second bus to said interrupt control means.

23. An automatic private branch exchange according to claim 22 wherein said interrupt control means further comprises storage means for storing interrupt signals received on said second bus, priority determining means for selecting stored interrupt signals on the basis of a predetermined priority and vector generating means for applying a vector signal on said first bus designating an interrupt signal selected by said priority determining means.

24. An automatic private branch exchange according to claim 23 wherein said interrupt control means further comprises masking means responsive to signals from said central processing unit on said first bus for inhibiting storage of selected interrupt signals by said storage means.

25. An information handling system comprising a plurality of information ports between which information is to be transferred; stored program control means for performing supervisory control in connection with said ports; transmission interconnection means for selectively interconnecting ports on the basis of supervisory information from said stored program control means; and common control means for controlling said transmission interconnection means including a central processing unit of the stored program type, a memory dedicated to said central processing unit, input/output means for directly communicating with said central processing unit, a first bus connecting said memory and said input/ output means to said central processing unit, interface circuit means for connecting said stored program control means to said central processing unit, controller means for controlling said transmission interconnection means in response to said central processing unit, a second bus connected to said interface circuit means and said controller means, and interrupt control means for connecting said first bus to said second bus for interfacing said central processing unit with the means connected to said second bus so that said interface circuit means and said controller means may effectively operate with different types of central processing units.

26. An information switching system according to claim 25 further including processor interface means for connecting said stored program control means to said second bus.

27. An information handling system according to claim 26 wherein said interrupt control means comprises decoder means for decoding address signals received from said central processing unit which identify one of the means connected to said second bus and enable means responsive to said decoder means for applying an enable signal on said second bus to enable said identified one of said means to communicate with said central processing unit via said second bus, said interrupt control means and said first bus.

28. An information handling system according to claim 27 wherein each of said means connected to said second bus include request means for generating an interrupt signal when said means requires connection to said central processing unit and means for applying said interrupt signal on said second bus to said interrupt control means.

29. An information handling system according to claim 28 wherein said interrupt control means further comprises storage means for storing interrupt signals received on said second bus, priority determining means for selecting stored interrupt signals on the basis of a predetermined priority and vector generating means for applying a vector signal on said first bus designating an interrupt signal selected by said priority determining means.

30. An information handling system according to claim 29 wherein said interrupt control means further comprises masking means responsive to signals from said central processing unit on said first bus for inhibiting storage of selected interrupt signals by said storage means

31. An information handling system according to claim 27 further including an operator complex comprising a console having a plurality of actuatable keys each having first and second operative states, means for generating key state signals indicating the operative state of each of said keys, means for sequentially multiplexing said key state signals, and message formulating means for formulating messages to be sent to said common control including key state and key identification information.

32. An information handling system according to claim 31 further including attendant interface means connected to said second bus for applying to said second bus said messages from said message formulating means.

33. An information handling system according to claim 32 wherein the functional identification of said actuatable keys is stored in said memory dedicated to said central processing unit.

34. A digital information handling system comprising a plurality of ports including line circuits and trunk circuits, said ports being divided into a plurality of distinct groups; data conversion means in each port group for converting data transmitted from and to the ports thereof from analog-to-digital and digital-to-analog form, respectively; multiplexing-demultiplexing means in each port group for multiplexing the data derived from said ports through said data conversion means onto a single information channel and for demultiplexing data received from said information channel to be applied to said data conversion means; and common control means including a digital transmission network connected to the information channels of each port group and a central processing unit responsive to supervisory information received from said ports for interconnecting ports through said digital transmission network by asynchronous time slot interchange.

35. A digital information handling system according to claim 34, wherein said data conversion means comprises a pulse code modulating-demodulation circuit.

36. A digital information handling system according to claim 34 wherein said digital transmission network includes data conditioner means for multiplexing the multiplexed data received on the information channels from each port group and for demultiplexing the data to be applied to the respective information channels.

37. A digital information handling system according to claim 36 wherein said digital transmission network further includes matrix switch means connected to said data conditioner means and responsive to said central processing unit for effecting time slot interchange of the data obtained from said data conditioner means.

38. A digital information handling system according to claim 37 wherein said matrix switch means includes a plurality of matrix switches each including a send memory, a receive memory and control means for shifting data into said send memory and out of said receive memory during one portion of a clock cycle and for shifting data from a send memory to a receive memory during the other position of said clock cycle.

39. A digital information handling system according to claim 38, wherein said digital transmission network further includes an expander concentrator network interconnecting the send and receive memories of each of said matrix switches.

40. A digital information handling system according to claim 37 wherein said data conditioner means includes first means connected to receive the information channels from said port groups for converting the serial data of each channel to parallel form and second means connected to the output of said first means for converting the parallel data from said first means to serial form on plural output leads to said matrix switch means.

41. A digital information handling system according to claim 39, wherein said common control means further includes a memory dedicated to said central processing unit for storing a program to effect time slot interchange of data through said digital transmission network, a first bus connecting said memory to said central processing unit, controller means for controlling said matrix switch means in response to control from said central processing unit, a second bus connected to said controller means, and interrupt control means for connecting said first bus to said second bus.

42. A digital information handling system according to claim 41, further including stored program control means including an individual microprocessor unit dedicated to each port group for performing all supervisory control in connection with the ports of the respective groups.

43. A digital information handling system according to claim 42, further including processor interface means for connecting said stored program control means to said second bus.

44. A digital information handling system according to claim 43 wherein said interrupt control means comprises decoder means for decoding address signals received from said central processing unit which identify one of the means connected to said second bus and enable means responsive to said decoder means for applying an enable signal on said second bus to enable said identified one of said means to communicate with said central processing unit via said second bus, said interrupt control means and said first bus.

45. A digital information handling system according to claim 44 wherein each of said means connected to said second bus include request means for generating an interrupt signal when said means requires connection to said central processing unit and means for applying said interrupt signal on said second bus to said interrupt control means.

46. A digital information handling system according to claim 45 wherein said interrupt control means further comprises storage means for st ing interrupt signals received on said second bus, priority determining means for selecting stored interrupt signals on the basis of a predetermined priority and vector generating means for applying a vector signal on said first bus designating an interrupt signal selected by said priority determining means.

47. A digital information handling system according to claim 46 wherein said interrupt control means further comprises masking means responsive to signals from said central processing unit on said first bus for inhibiting storage of selected interrupt signals by said storage means.

48. A digital information handling system according to claim 47, further including an operator complex comprising a console having a plurality of actuatable keys each having first and second operative states, means for generating key state signals indicating the operative state of each of said keys, means for sequentially multiplexing said key state signals, and message formulating means for formulating messages to be sent to said common control including key state and key identification information.

49. A digital information handling system according to claim 48, further including attendant interface means connected to said second bus for applying to said second bus said messages from said message formulating means.

50. A digital information handling system according to claim 49 wherein the functional identification of said actuatable keys is stored in said memory dedicated to said central processing unit.

51. A digital communication switching system comprising a plurality of ports including line circuits and trunk circuits, said ports being divided into a plurality of distinct groups; stored program control means including an individual microprocessor unit dedicated to each port group for performing all supervisory control in connection with the ports of the respective groups;

data conversion means for pulse code modulating and demodulating data received from the applied to said ports in each port group;

common control means including a digital transmission network connected to the data conversion means in each port group and a central processing unit responsive to supervisory information received from said ports for controlling said digital transmission network to interconnect selected ports by asynchronous time slot interchange; and a conference circuit connected to said digital transmission network by way of a preselected number of data highways for establishing one or more conference connections each including three or more ports.

52. A digital communication switching system according to claim 51 wherein said conference circuit comprises means for receiving sequential data channels from said digital transmission network on said data highways, a first random access memory having a capacity for storing a predetermined number of said data channels, master counter means for producing a plurality of clock signals, arithmetic means responsive to said clock signals for summing said data channels in preselected conference groups to produce group total signals and for successively subtracting from said group total signals the data channelsof the group to produce a plurality of group conference channels, and means for transmitting said group conference channels sequentially to said digital transmission network on said data highways.

53. A digital communication switching system according to claim 52, wherein said common control means includes means in combination with said central processing unit for interconnecting one data channel in a pair of conference groups by time slot interchange in said digital transmission network to create an expanded conference group.

APPENDIX I CONTENTS OF MPC ROM : 10100000BDCE978604A5012607BDD21D84032633D5: 13101000A60484FC8B03A7048689A700SDCF32A653: 1310200001640CE503C40FDE0EA701E70384042647 : 1010300016C604EDCEB5A706BDDF60BDCF1E86A116: 10104000A7C03986AF20F9E6AA20F5A6018403A15E: 10105000062C0139EDCE6D4D2A09C6033DDF608661: 10106000A2200286A3A7006F0739A601840381018D: 10107000270139C601BDDF6086A3A70039A60E840E: 10108000F0272081102706E602CA01E7026F0786D3 : 10109000A4A7006F06BDCE6D85C02706A6018A4035 : 1010A000A7013986A52CEAA60E44444444BDD24E89 : 1010BC004D2A0486A5A70039BDDEAFA60D854027C4 : 1010C0000AC6443DD29986AEA70039A60781142D61 : 1010D000F9C605BDCEB5BDDF606F0786A620E9C69F : 1010 E000853DCEB5E706C6863DCEB5E709BDDF60D6 : 1010F000BDC62086A7A7006F0739A6078106250F62 : 10110000E609545454543DDF006F0786A8A7003920 : 10111000A607810425356A0B2F0BE6093DDF606F3A : 101120000786A72024E60D54545454C403CB46ED6F : 10113000CEAAE70AE60654545454BDDF60EDC6206B : 101140005D2A04BDC6073986A9A70039A6GA23G36C : 101150006A0A39E00E2712C10E240C86A7A7006F79 : 1011600007E609BDDF60396F03BDC6205D2E058624 : 1011700014A70A39BDC6G739EDC59BA60D85132623 : 1011800017E607C114231385402709C60DBDDF608C : 101190008609A70A86ABA7006F0739A6C184EFA7C7 : 1011A00C0139A00A23036A0A395FBDDF608605A7F4 : 1011B0000A86ACA70039A60A23G36A0A39BDC620ED : 1011C0005D230CBDDF6G8606A70A86ABA7G0397E03 : 1011D000C607A00E840F360A07BDD24E334D2711EF : 1011E00CC102270E85012709C654EDD29986AEA734 : 1011F00000394D2EF3397EBBA45FBDDF60C674BDC3 : 10120000D29986AEA70039A60E840F260CC644ED1F : 10121000E2996F0786AEA7003986AD20F97EDE39F8 : 101220C0E60CEE0DC40FA60F840F270E4A112C0FEE : 10123000A60D2A08A602854026025F39C0803937E6 : 1012400054CB10BDCE503240240454545454C40FD1 : 10125000E70B6C0C39EE04A619E632DE0E6D022A9D : 101260000844444444545454548403C4031126078A : 10127000E601C4031126036F0539A1082703A70854 : 1012600039E601C4FC1BA701393939A604840CA72F : 10129000046F066F075FBDDF60BDCE6D5F85012700 : 1012A00008A603847FA703200985E02709BDD28E05 : 10123000C6088604200885022702C6048601A70006 : 1012C000A601840113A7015FBDCEB5A60284181B31 : 1012D000A702398620A5032615EDD21D5D2A0E94CE : 1012E0000C270A8605A7003DD28EBDDF85395DD289 :1012F0001D940C27F83DC7954D2AF2868720E6EDC0 :10130000D21D43BDDE154D2601392A058686A7006C : 1 0 1 3 1 0 0 03956047 C 0398 20 F6BDCE6 D250 DA604857 E: 10132005082625BDC7954D231F398688A70039860E: 1013300040A5032712A501260EC601BDCE355DDF0F :1013400060A6018340A70139A601850226E18A0229: 10135000A701C674BDD2E33DDBAF20D3EDD21D5D26 : 101360002A11940C260DC664BDD299EDDBAF8689C7: 10137000A700397EC795BDDBAFA6048404270B3D45: 10138000E21D5D2A0E4384032609C644BDD2E3860E: 1013900089A7003939960DBDCA9D4D230AC690E725: 1013A00000DE0EC689E70039DF3CD73E973FDE3EC0: 1013B00039C618F7A0009FA439C698F7A0000E39C7: 1013C000843FC60148484824015C39000000000001: 1013D0000C0000000000000000000000000000000D : 1013E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D: 1013F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD: 0000000 000 : 1010000 0D695C407DE96BDCB227EC9768640BDCE7E : 10101000E04D263DA60D2A3CC620EB0CE70C96962B: 1010200084F0C4F0112631969648484848112206AB : 10103000A6028A40A7026C0F6C0FA60F840F44DF34: 10104000489B4924037C00489749DE489697A70FA0 101050004F7EC97686C020F9C664BDCA6420F17E81 :10106000D5D5DE969698A7004F7EC9709697840FC1: 10107000277181092E6D4A16481B8BE8970B7E005D: 10108000098680EDCEE04D265ABDC9FF205186405D: 101090003DCEE04D264DBDC9FF204496982A068658: 1010A000D2A700203A482A0486D420F5868A20F167: 1010B000BDCA08BDDB9020278601BDCEE04D2623AA: 1010C000BDCA08BDD28E86C0A70020139696843F65: 1010D000E605C4C01BA7052006A6018A80A7014F0C: 1010E0007EC97686C020F98601EDCEE04D261996D0: 1010F00095843FEDCA9D4D2B0FBDCA8286A0A70017: 10110000BDCE449696A7054F7EC9769697840F81EB: 1011100001260220088601BDCEE04D262596958445: 101120003FBDCA9D4D231EEDC9FF9697840F810102: 1011300026048696200286A0A7003DCE449696A7D8: 10114000054F7EC976D696BDCA647EC97686803D37: 10115000CEE04D2604C695200DEDCE448640BDCEC2: 1011600CE04D26CFC630E7009698A70DBDCE44BD52 : 10117000CA084F7EC9764D26028640B7B0187C0358: 101130009F8603B7A000869837A000961F37B01837: 101190007D00932B01337F0093398D30961F850294: 1011A000275984C5971F96634C8401976320438DCC: 1011B00028961F850127448406971F967E4C34013C: 1011C000977E202E8D20202A8D222026D66356251C: 1011D00004CE035039CE036039D67E562504CE03A3 : 1011E0007039CE037639D6635C8DE339D67E5C8D53 :1011F000EA39E60008BDCB227EC97686C020F99682 : 1012000098A70D9699A70E399698A7069699A707BD: 101210009696A70539A60084704444444A97342F13: 101220003A7F0035961EF6A000C47126077C003573: 101230002E2220F2438418B7B018C470260DF6A0F4: 1012400001E701087A003426DD4F39C55027057CB7: 1012500003A520037C03A686D820057C03A486E092: 10126000B73018397D007C2608D77C9695977D4F3E: 101270003986C039D696C4C0A604843F1BA704E7AC: 101280000539BDC9FF9F488EC0993216C40F5C54C2: 10129000A70F08325A2CF99E48DE4A3939BDC7B12A: 1012A0007F0023D6312B07CE0290C6072005C6113A: 1012B000CE01A0DF26CE0051DF2484BF2A1AA10070: 1012C00027065A2D270820F66FC0D62F27015AD758: 1012D0002F4FDE0E3DC739396D002715087C0023DE : 1012E0005A2D0220F37C039986C020E67C039A20C5: 1012F000E18380A7007C002F7C03AA25037C03A937 : 101300009623484848165824037C00261B24037C57: 1013100000269E2724037C00269727DE264FDF4AE2: 1013200020B2BF004C357F039E5D2F1E588602B54C: 10133000A000270A3237A0015A2CF24F200E7C03DE : 101340009E2AEA7C039D86E0200286C0EE004C39BE: 1013500096058B109705A6028403970CA6018510AD : 1013600027046C07200785202703BDD03C7E00039F: 1013700096058B7C9705A6012A0EE600C40DC10DCB: 101380002C06C6CEE7002006851027026A067E00DE : 10139000039605833197056C077E000396058B49F4 : 1013A00097056C07A6018380A7012B03BDC6557E50 : 1013B00000039605837920E896058BAC9705A6026D: 1013C0008403970C7E0003960DEDDE0EBDC7A8E614 : 1013D00000960D46240454545454C40FDE3C398402 : 1013E0003F44C6B039FFFFFFFFFFFFFFFFFFFFFFD6 : 1013F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD : 0000000000 : 1010000096B5B7B000B6301FA7009636373001B698 : 10101000301FA7019637373002B6301FA702963827: 10102000B7E00336301FA70396B9B73004E6301FE8: 10103000A70496BAB7B005E6B01FA70596EB37E060 : 1010400006B6E01FA70696BCB7B007E6B01FA70775 : 1010500096BDB7B008B6B01FA70896BEB7B009B620 : 10106000B01FA70996BFB7B00AB6301FA70A96C0AF : 10107000B7B00BE6301FA70B96C137B00CB6301F78 : 10105000A70C96C2E7B00DE6B01FA70D96C3B7B0E8 : 101090000EB6301FA70E96C4B7B00FB6B01FA70FFD : 1010A00096C5B7B010B6B01FA71096C637B011B6A8 : 1010B000B01FA71196C7B7B012B6E01FA71296C837 : 1010C00037B013B6B01FA71396C9B7E014E6B01F08 : 1010D000A71496CA37501536B01FA71596C3B7B070 : 1010E0001636301FA71696CCB7B017B6B01FA71785 : 1010F00039CE007E8607EDCD4A84FD97212710EDDD : 10110000C9B93DCD8E4D2B078001CE007E2019CECF : 1011100000638609BDCD4A4D2716BDC9CCBDCD8B18:101120004D2B0D8602CE0063E600CA80E7006F01FA: 10113000D631C41FD12F2F088E049A1F8407200497: 101140009A1F6403971FB7E018399744A6C02A0640: 101150006C012E104F39A6022F0F6A02BDCD6B8593: 101160000F2706396F017C03A24F399644A1042C46: 10117000026F04A6044C4C484C6C04BDCE5DA60026: 10113000E6016F000F019721D722399622BDC7C0B3: 10119000BDC7A89621E6015624248503271CE60432: 1011A000C501271EBDCE2CDE3EEE06962146250546: 10113000EDCDC54F39BDCE064F39BDCE2C39S508C2: 1011C00026F8868039A60C48484848E60FC40F1B0D: 1011D0003686103DCE5DBDC7B1329FA435DE3CA7BB: 1011E00003840F4C44974533E704084A2EF96F04F3: 1011F00096458B0244DE3C16AE00A700EB02E702EB: 101200009EA4BDC73939E60C6C0C6C0CC40F3754E6: 10121000C310BDCE50324848484837E00EC40F1BAD: 1012200033DE3CA703E7046C006C0239E605C4C05A: 10123000962213DE3CD621C4F8CB01A701E702862E: 1012400001A700399695BDC7C0D7369737DE363926: 1012500086E6974ED74F863997507E004EDF40DFA7: 10126000429B4324037C00429743DE4239A6038419 : 101270000F81022E03860139810526038680398170 : 101280000626038640398107260386203981092FE7: 1012900003860239861039B6000DEDC7C0EDC7A888: 1012A0003986176F00084A2CFA39DF38CECF61BD76 : 1012E000CE50DE383937BDCE6DC40F4D2B118501B0: 1012C0002704CB302009482A04CB102002CB20BDB4: 1 0 1 2D000 CEAA324D2507 17C40 F44444444847F39AF: 1012E000E601562436E60485C0271A56242DEE065C : 1012F000E600C4F04D2A06C190271E201EC4E0C19E: 1013000CA027162016562513E6C0462406C10522FE: 101310000A2006C4F0C1D026024F3986C039960D86: 1013200085012706E602CB80E702BDDE0EE704A7B3: 101330000539960EA706960FA707A60484FE830113: 10134000A704393DCE97E602545454C403CB42BD22: 10135000CEAAA604854026044624025454FE000E5C: 101360003906001111221537000208040A11110074: 10137000000502122111153700020E02141011008F : 1013800000010111110111100002080208101100E2 : 101390000001001111000000000000000011110008: 1013A00000000004083200465AD200018001800388: 1013B0000504800180030504A005030705048007D8 : 1013C00003070505A50480020C030DC1C3C7CB1498: 1013D00014080F000000000000000000000000C0E2: 1013E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D : 1013F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD : 00000000000 : 0100000E6062E35A50484021B168420AA01A70130 : 10101000C403CB66BDCEAABDCEB537C698E4021BCD : 10102000E60658C4801EA70233BDDF60BDD28EBD6B: 10103000DF8586D1A7000F06397EE0D7BDD21DED12: 10104000DE50462409C634EDD2998603A70039EDB7: 10105000D21D5D2A47E6022A26C504270484022001: 101060000284012715CB20E702C460C160260FC6A9: 1010700054BDD299E602C41F2002C49FE70239BDC8: 10108000DE5085032716462414A6018520270DC6A9: 1010900034EDD29986D5A7006F070F0639C614BD37 : 1010A000D29939C6887EDE99C68A7EDE99E606BD63: 1010B000CEAA37BDDF603DD21D325D2A164D2A0D80: 1010C000444444448407C40727031126066A07233F: 1010D000036C06397ED0D78603A700C644EDD299DB: 1010E000397D002A2A68DEl1A60146244CA6032B6E: 1010F0000AA6044625059610BDD1F0E605C43F3783: 1011000054545454DF0ECE002ABDCE50DE0E325D54: 101110002A16813F2712840F270E6A054A26099650: 1011200010970DC624BDD2997D002D2A0CA6002A49 : 10113000087C03AA24037C03A98608BDCE5DDF1109: 101140007CC01096107D00312B0581322C-053981F1: 10115000142D177F0010CE0100DF11CE002A860467 : 10116000E600C47FE700084A2EF63996312B4986FF: 101170000A9719DE13A6032A12961AE604C5402711: 101180000716C401D61D2603BDD1F07C001AD61A55: 10119000C1312C0D86089B1C24037C001B971C204E: 1011A0000F7F001A961D4C8401971DCE0100DF1B96: 101130007A00192F0220BC39CE0260DF16860ACED3: 1011C00000597ED1C597137C0018DF14A6002A07AA: 1011D0C0843FDE163DD1F096177C00188E182403CF :1011E0007C001697177C0015DE147A00132EDD396E : 1011F000DF0E970D3DD20386FF970D96932A037ECF : 10120000000639A600444444840El644138B009704: 1012100002A600840F16581B97057E0000960DED90 : 10122000DE0EBDC7A8A619D60D56240CE6324444DE: 101230004444545454542006E632840FC40F7D00E5: 10124000A62B03361733112602CB80DE3C39E60180: 10125000C5402704C4022002C40146251F5D27049F: 101260006C062028E606272401052F03C1282E076F : 101270006F066F078680397C039D20F45D27078603 : 1012800023A707860139A607δl2824E44F39963120 : 101290002306A6038A80A70339DF46378D4E33CE4F : 1012A000006386098D27DE464D2B047C0065397C62 : 1012B00003A039DF46378D3433CE007E86078D0D8F : 1012C000DE464D23047C0080397C03A139A1032C20 : 1012D000026F03A60348BDCEED6D05260CE705D653 : 1012E0000DE706DE406C034F39868039C508260BB2: 1012F000BDOE97A60584C08B3EA705398C04002778 : 101300002F8C0480272A5F398E03FF860337A00045 : 101310007FB01FOE0000C6FF86FFA700A1002702F6: 101320008DDA6F006D0027028DD2088C050026E84B : 101330008E03FF37CEDC00DF3ACE0100DF1EDF116A : 10134000BDD7277FE01E0EBDDFBEBDDFBEBDD40042 : 1013500086023703AD862FE703AC8601B703ABBDDA : 10136000D81EA603840F810627077A03AC2B17200B : 1C137000EE5FB603AD270A81012704C6552002C6D9 : 1013800044BDD81720E47D03AD270DBDDF3E7D032E : 10139000AB26F87A03AD20BD8698E7A000335D2652 : 1013A00004C608200CF603AE542504C6282002C645 : 1013B000183DD83A86809720BDDFBEBDD4007D031E : 1013C000C327F1C6683DD83A7F03C38E03FF20E46C : 1013D000000000000000000000000000000000000D : 1013E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D : 1013F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD : 0000000000 : 10100000B7B019B6B01FF7B019F6B01F1127067D93 :101010000020/2AEC393654F603AEC5012503271AF9 : 10102000C4FEF703AEC6C82009260FCA01F703AEF7 : 10103000 C6B87D00202A03BDD83A324.824158691CF : 1010400097318614B703AC7A03ACBDD5017D03ACF0 : 1010500026F539860797317F0-3AC7F03B58604B741 : 1010600003ADBDD80A25078604B003AD205B840814 : 10107000BB03B5C62FF103AC27117A03AD27264475 : 10108000B703B87C03AC7C03AC20D761082516845C : 1010900007B703B5B603BC368D6732E7033CC603CA :1010A000F703AD2039B703B5862F3103A026093DD0 : 1010B000D81EA603850826DCC604F703ADE6033523 : 1010C000BDD53524143603AD4A4840BB03ACB703C5 : 1010D000ACBDDFBEBDDF3E20817A03AD27087A0339 : 1010E000AC7A03AC20D78629B103AC27133603AC86 : 1010F0004425057C03AC20DF498B07B703AC20F601 : 1011000039BDD80CBDD81E2329C6EEBDD817BDDF0E : 101110003EBDDFBE3DDF3E3DD800BDD81E23133D1A : 10112000D80A240AC601F703ADBDD53525DB5F3D5E : 10113000D8177ED8104CCED5C4084A26FCE600F756 : 1011400003C2BDD81 EA603F603C2840FC40F112725 : 10115000667D00202A0AF1033C2705F703BC0D3980 : 10116000F603C2271DE603C4F0FA03C2E703C60371 : 10117000E700E605CA3FE705E601CA01E701C64800 : 101180C02023A604442405EE06BDCEA13603AC8AF6 : 1011900080BDCA9DBDD81E86086F00084A26FA5F2A : 1011A0003DD817C6588601B103AD26177D00202A89 : 1011300006E603ACBDD83B86013103AD260586FF5C: 1011C000B703BC0C39008602850487030108090AAD: 1011D0000B0C0D0E0F9697840F27114A274C4A27A8: 1011E0002D4A270B4A273586C07EC9764F20FAFE46: 1011F000FFF6B6FFF56F00084A26FA20EF969584B1: 101200003FBDC7C03703B2F703B1FE0331398DEDDF : 10121000A6058AEFA7058682A70020D08DDFA60578 : 1012200084408A3FA705860320EECE0098FF03BEC8 : 101230009696840727B181062AAD97968D197C0072 : 10124000957C00957A009627A3FE03BE0808FF034D : 10125000BEEE00DF9820 E58DA4A60384809A99A7AE: 101260000378009SA60284E7D698C4181BA70296B4: 101270009848840CE604C4F31EA704A6018A01A7BE: 1012800001A6058A3FA705397C03ABS691913126DB: 1012900004BDD74B3B7D00202AFAFE03B67D03E880: 1012A000274D7-A03B827087D03BA27197ED7767DA4 : 1012S000033927127A03B926098603912F24307ABD: 1012C00003B97A03B83B7D03BB271F7A03BB7403C2: 1012D000BB25068607C6012004860DC6007903BB20: 1012E000B703B8F700E6F700FF337D03BA267DAOFB : 1012F000002B037ED77881C0251481E02562840 FFE : 10130000810fe27112A1E483703SB86782002843F31 : 10131000B703B8207DB60284442577C6882002C66C : 1013200098BDD83A8D013337B01936B01F2B1CCE73 : 1013300002808601A703A701A70BA7098603A700C0 : 10134000A7087F00E67F00FF7F00CD86FFB70338C8: 10135000B703B97F03BBCED79BFF03B67F03BA3970: 10136000841FB7033A862837033820267A03BA27A2 : 10137000268628370338A600B100CD27067D033A9C: 10138000279D337F03B808A600B700E6B700FF7FA4 : 1013900003BA08FF033633C67820860001CA0101E4 : 1013A000FBF8F4F2F1FCF9F8F7F6F5F4F3F2F1F0F6 : 1013B000F9D43101C72101D23101C7211105111062 : 1013C000CF0000FC00000000000000000000000052 : 1013D000000000000000000000000000000000000D: 1013E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D : 1013F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD : 0000000000 : 1010000 0010F368618B7A00032398D26BDD21D5883 : 10101000C698F7A0000E398D19BDDF6020F2B60327 : 10102000AC843FEDC7C03703B4F703B3FE03B36DD1 :1010300000398DCCB603AC970D394F360785103289 : 1010400026098DBC970DBDD29920C5970D7ED299EA : 101050003DD21D86025D2A05C40126014C163DDFE6 : 1010600060E606C40337CB6ABDCEAAE70033C36E79 : 101070003DCEAAE706A6018A10A701A6048A02A788 : 10108000046F0739266BC63C86C2205C2663C614F3 : 1010900086C1204E265BC60A86C4204C2653C00A4B : 1010A00086C5203E2643C6288δC6203C2643C6144D : 1010B0008603202E2633C60486C8202C26330608AD : 1 0 1 0 C0 0 086C920 1 Ε262BC63C86 CA20 1 C2623C 6089 D : 1010D00086C7200E2613C60F86CC200C2613C60FF3 : 1010E00086CBE706C6032004E706C602A7003DDFDD : 1010F00060BDD21D5D2A1A840127146C07E607C162 : 10110000022DCE86CDA700A60184EFA7016F066F02 : 101110000739BDCBC7810226065FBDDF60200EC642 : 1011200001BDDF60C654BDD2B386CFA70039BDCBA9 : 10113000C7C403C1032607C601BDDF60200D5FBD24 : 10114000DF60C644BDD2998603A700397ED03CC675 : 10115000443DD2B3BDCEA1BDCE97EDCF323DDF94CD : 101160008508271DE603C52026128528270EC601FF: 10117000BDCEB5BDDF606F07869120028692A700C5: 1011800039C601BDDF6039A601844827248610A531: 10119000032722C601BDCE35BDDF60E602CB20E746: 1011A000022A0D5FBDDF60C644BDD2998689A700C3: 1011B00039C60120EFE602CB4020E46C077EDBA4B9: 1011C000EE04A619E6328411C4115813DE0E6D021E: 1011D0002A0444444444E60658581B840F16973B9F: 1011E000DE3AA600DE0E6D062B0884802A3DC380F9: 1011F00020108401266CE706E602C4FECA08E70256: 1 0 1 20 0 0 02024E7 06A60AE60B260 D8 1 02251 88 1 0A8E: 10121000221486807EDEB3C10425058608BDDEB3B8: 10122000A60284F7A7026F0A6F0B39E7066CGAA63D : 101230000A8113252C9618462401396F0A6C0B6D10: 10124000062A12A6028508270984F7A70286407E8F: 10125000DEB37EDB32BDCF43E10B22G586047EDEAA: 10126000B339CA8020C5A60781142D088692A7002D: 101270005FBDDF6039BDD21D5D2A108401270CC619 : 10128000013DDF608694A7006F07397EDB2139BD81: 10129000D21D5D2A184D2715C40F86203DDE33E68A : 1012A00002C4F6CB08E7026F0A6F0B20098603A180: 1012B000072E0B7C039B5F3DDF608693A700397E02 : 1012C000DE39BDCE97BDCF323DDF94397ED3A4A613 : 1012DG000F85F0272E16840F448B10BDCE5DC501FF: 1012E000260754545454172007A600C4F0840F1333: 1012F000A700DE0EA60F81B0240E840F810F2705F7 : 101300004CA70F5F39C68439A60D8540260CA60F61: 101310008110270A810127065F3984BFA70DC69473 : 10132000396C0AA60A811325076C0B6FGA7EDB3223 : 101330004F396D0D2A1EA60F840F442717E60C5453 : 1013400054545411230EC6A1BDD2B34D2BG6E60C46: 10135000CB10E70CA602462517A60D84202704868D: 101360001C20028612A10B2E256C0286107EDE3395: 101370009631841F912F2204862320028646E60F91: 101380G0C40F260148A10B200586027EDEB34F392B : 1013900086D0A700A601840FA701A6048477A7041E: 1013A0007ED28E3939074C2805C6B43DD23339A6D2: 101330000184DF8B20A70139CEDD12FFFFF8CEDEDE: 1013C00008FFFFFACED308FFFFFECEDDA3FFFFFC28: 1013D0007ED30800000000000000000000000000B4 : 1013E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D: 1013F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD: 0000000000 : 101000000000000100010181000101810181818155 : 101010003939397EC6897EC68A7EC68B7EC6D37E26 : 10102000C6FF7EC7187EC75C7EC7767EC7947ED912: 10103000877ED94F7EDA667ED9C07EDA757EDA8FFA : 101040007EDABF7EDAC27EDACC7EC4007EC44E7EFE : 10105000C46A7EC47D7EC4A77EC4B87EC4DF7EC45D: 10106000FA7EC5107EC54C7EC5787EC5A27EC5B60B : 101070007EC5D27EC5F67EC5F97EC61D7ED8507E61: 10108000D8847ED88C7ED8947ED89C7ED8A47ED8F6: 10109000AC7ED8347ED8EC7ED8C47ED8CC7ED8D422: 1010A0007ED8DC7ED9127ED92E7ED94C7ED0G07EB1: 1010B000D04F7ED0A37ED0AD7ED0A87ED9BB7EC9D6: 1010C000797EC99A7EC9C47EC9AF7EC9C87EC80070: 1010D0007EC80C7EC8627EC85F7EC86C7EC8E77E14: 1010E000C90B7EC9457EC94D7EC8817EC88E7EC823: 1010F0009B7EC8B07EC8B87EC8D97EC8CCFFFFFF33: 1 0 1 1 0 0 0 07ECB507 ECB9 17 ECB9 C7 ECBB27 ECB707E55: 10111000CBB8B7301E867E9700970386DD97014A4D : 101120009704CE0028C60A8D6D4D2713C6058D661F: 101130004D270CC6G87F002E8D5C4D270220F496AB: 10114000A68B4097A62A0FCE00E7BDCC00D6202A5A: 101150003FBDD16B2C01FCE00CEBDCO00D6202A30A3: 101160008608CE02907D00312A03CE01A0DF16CE84: 101170000051BDD1C5BDD0E196A62A177F00A6D6E5: 101180007C270D967D970D3DD2994D2B037F007C5A: 101190003DCCF17ED6886C00A600847F112C024F56: 1011A000398680A700AA01A7010839CE0094861805: 1011B000B7A000B6A0008471810126488608971E5A: 1011C000B7B018B6A001A700840F1636481BC6DCBE: 1011D0008BBED707D70A9708867E97069709328174: 1011E000042E037E0006BDCA154D2B15969536BDFF : 1011F000CE4432843F910D2605368097933B7E0036: 10120000067EC97686D820F97F00937E0006843F43: 10121000448BB55F39E606940C27095D2717CB2868 : 101220002B062011CB212A0DC4078601C1032D02F4: 1012300086816F06394FE70639A60D36BDCEA196D9: 101240000D8B80BDCA9DBDCE97BDDB9032A7063900: 101250006D042B166D062604940C260CBDDE154D70 : 101260002A06A6048A80A7044F396C0743BDDE1501 : 101270004D230FBDCF43C003E10725024F398681B7 : 10128000200EA607E604C47FE70481082D078682A6: 101290006F076F0639868C20F7A604840227015059: 1012A000BDCEB5CB4A5CE7065ABDCEAAE7G786D3CA: 1012B000A700394825324825094825474825637E2F: 1012C000DF58BDDACF5D2B0FA60FE60E840FC40FDB : 1012D000112D2FC642207A7C039CA6028504267716 : 1012E0008B04A702C6842069A60F81B0241183103D : 1012F0G0A70F84F08110265F3DDB085D2656397C80 : 101300G0G39C393758585858A60F840F13A70FBD98 : 10131000DACF325D2B083DD3085D263820AA810DAF: 1013200027F4810B2DB106722027E6GEA60F840F7D: 10133000545454542721C10F270311261AC6522092: 1013400010C614200CC6342002C6648697A7006F0E: 10135000077ED2997ED233394825E64825E720E931 : 1013600037960D3DDE0EBDC7A833960D46240A582C : 10137000585858A600840F2006C40FA60084F01BFE : 10138000A700DE3C39A603840F81022E06A6048A3C : 1013900040A704398689A700A603847FA703E60136: 1013A000DE0EA703C47CE7013DCF1EA6018504267F: 1013B0000985082604C692E70039C69-320F9E603CA: 1013C000ABB703C17F03C07C03C02711B603ABB129: 1013D00003C127F37D03BD27037A03BD397D0020B8: 1013E0002A0F7D03BD2605C638BDD83A86FFB70350 : 1013F000BD34343434347EDDDD12DE08DDABD2FCA6: 0000000000

APPENDIX II Contents of CPU Memory

000000 000000 000000 000000 000000 020000 000000 000310 000310 000020 000050 000002 000115 000006 000002 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 0.00100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000003 000005 000000 000220 000000 000000 000000 000000 000000 077606 043606 000000 000240 000000 000000 000000 000000 000000 000000 000200 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 0.00000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000000 054523 000000 054523 000000 054523 000000 054523 000000 000020 044524 000000 046103 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000

000460 000000 000000 000000 000000 000000 000000 000000 000000

000500 000000 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000. 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 004767 021356 011467 062232 004577 061260 002242 010061

000020 062222 000261 103430 004567 021740 000002 002246 004577

000040 061226 002244 002246 103412 004577 061214 002246 002244

000060 103404 052777 000010 062172 000241 000404 004577 061200

000100 002244 000261 000401 000241 103452. 004567 021654 000000

000120 002246 004577 061142 002242 002246 103423 004577 061130

000140 002246 002242 103412 016703 062100 004767 020306 052777

000160 000020 062076 004767 000436 000404 004577 061102 002242

000200 000261 103015 037727 062052 000010 001411 004577 061060

000220 002244 010067 062020 004577 061046 002246 000261 103020

000240 004767 020454 116400 000005 005200 110064 000005 020037

000260 001524 101406 012746 001010 104517 010446 004767 006316

000300 000207 004767 001210 005737 002240 001474 004767 020476

000320 001471 005003 004767 020170 103465 010367 061714 004767

000340 006512 103457 132764 000200 000003 001036 116402 000003

000360 042702 177700 020267 061662 001027 010500 116405 000004

000400 022705 177777 001003 010005 110564 000004 004767 020324

000420 103413 004767 177352 004767 020364 001405 016703 061612

000440 004767 020054 000401 000261 103413 004767 006436 103010

000460 012746 001011 104517 000000 016703 061556 004767 017764

000500 000720 000712 004767 001106 000207 004767 020120 132763

000520 000100 000041 001417 016302 000012 005202 004767 017456 000540 116302 000027 020227 000011 101004 005200 062702 000101 000560 110210 000420 005002 004767 017424 012701 000033 060301 000600 104546 116302 000026 020227 000011 101004 005200 062702 000620 000060 110210 000207 152764 000200 000003 011402 010267 000640 061400 004567 021004 000000 004767 017324 010436 013700 000660 001070 105220 006205 060500 113710 001506 006305 005767 000700 061350 001006 052777 000010 061352 012702 037401 000402 000720 012702 037001 104541 012703 001666 004577 060276 002242 000740 001666 004567 017642 000000 004767 177536 132763 000100 000760 000041 001406 012702 035002 052777 000020 061266 000405 000000 012702 035403 042777 000020 061252 104541 116403 000002

000020 042703 177600 020367 060470 101406 020367 060452 103003 000040 012702 023004 104541 004567 017536 000000 004767 017064000060 037727 061176 000010 001432 012702 035001 104541 052777 000100 000010 061156 004577 060124 002244 001666 004567 017470 000120 00000l 004767 177364 132763 000100 000041 001404 052777 000140 000040 061120 000403 042777 000040 061110 000207 004767 000160 017016 013604 022704 177777 142764 000200 000003 112764 000200 177777 000004 116403 000003 042703 177700 004767 017262 000220 004767 016754 012736 177777 116403 000002 042703 177600 000240 020367 060254 101406 020367 060236 103003 012702 023000 000260 104541 037727 060776 000010 001406 042777 000010 060764 000300 012702 037400 000402 012702 037000 104541 037727 060742 000320 000020 001434 004567 020442 000000 002242 004577 057740 000340 002242 010067 060676 004577 057726 002244 004567 017230000360 000000 004767 017250 042777 000020 060666 012702 177777 000400 004567 020240 000000 012702 035400 104541 037727 060642 000420 000010 001434 004567 020342 000002 002242 004577 057640 000440 002242 010067 060576 004577 057626 002244 004567 017130 000460 000001 004767 017150 042777 000010 060566 012702 177777 000500 004567 020146 000002 012702 035000 104541 000207 000207 000520 013700 001070 105720 001432 033727 000162 000001 001426 000540 112767 000001 056416 005005 020537 001504 103017 105720 000560 100402 105360 177777 001011 013746 001070 105326 006305 000600 004767 177352 004767 017110 006205 000756 000207 013700 000620 001530 013703 001024 013701 002240 005763 000020 001403 000640 012701 000003 000412 005701 001410 020137 001522 101003 000660 012701 000001 000402 012701 000002 020001 001440 010137 000700 001530 005701 001003 012702 036000 000416 020127 000001 000720 001003 012702 036001 000410 020127 000002 001003 012702 000740 036002 000402 012702 036003 0047&7 006112 020127 000001 000760 101006 005763 000020 001403 012746 001020 104517 000207 000000 122062 122120 177777 177777 177777 177777 177777 177777 000020 122150 177777 177777 177777 177777 177777 177777 177777 000040 177777 177777 177777 177777 177777 177777 177777 177777 000060 177777 177777 125534 125130 177777 177777 123222 123570 000100 177777 177777 177777 006377 177415 010377 177421 177777 000120 177777 177777 177777 177777 137656 177777 177777 177777 000140 177777 177777 177777 177777 177437 177777 177777 124114 000150 124016 177777 177777 177777 177777 177777 177777 132676 000200 177777 027055 177777 177777 177777 177440 136562 135202 000220 135202 135202 135202 135202 135202 135202 135202 135202 000240 135202 135202 135202 133034 133034 133034 132544 135574 000260 134622 133172 132622 136170 135154 135124 130630 134110 000300 134006 135414 134034 132650 135346 135076 135300 132762 000320 133114 133732 133760 133006 134136 134062 133702 133036 000340 136564 137534 132572 141032 132676 137506 133654 133524 000360 133552 133476 133422 133626 137736 133450 133600 141212 000400 132542 137656 136612 135442 135000 133032 005004 020027 000420 000012 103404 162700 000012 005204 000771 152704 000060 000440 152700 000060 110421 110011 000207 004577 056556 002242 000460 001666 103005 012700 000044 004767 002520 000427 010546 000500 016705 056762 016502 000004 016705 056752 016500 000006 000520 012605 037727 057536 000400 001005 152712 000010 105360 000540 000000 000404 142712 000010 105260 000000 000207 004767 000560 000156 103053 004567 016020 000000 062701 000002 010100 000600 104552 103437 010167 057432 004767 177636 004567 015770 000620 000000 062701 000014 037727 057432 000400 001005 012700 000640 000045 004767 017022 000404 012700 000046 004767 017010 000660 004567 015724 000000 004767 005452 042777 014000 057362 000420 004767 176402 000207 020427 000014 001472 004767 013634 000440 020327 000006 103402 000261 000462 010346 004767 01371 2 000460 004567 014124 000002 012603 010146 062703 000005 060301 000500 006303 005002 020327 000016 103403 005201 062703 000002 000520 020327 000024 103403 005201 062703 000002 020427 000012 000540 103401 005004 062704 000060 110411 056302 000236 020327 000560 000014 001403 020327 000022 001007 005201 062703 000002 000600 112711 000055 056302 000236 012601 104540 000241 000412 000620 037727 055440 000400 001 003 004767 177260 000402 004767 000640 177154 000241 000207 004567 015120 000002 002242 004767 000660 013412 110337 000141 004767 013364 010337 002244 004577 000700 054334 002242 002244 000141 001666 000001 010546 016705 000720 054544 132765 000002 000107 012605 001403 004767 176066 000740 000413 010546 016705 054516 016504 000104 111467 055272 000760 010004 012605 004767 000002 000207 116401 000002 042701 000000 177600 016437 000004 002244 005037 002252 005037 002254 000020 005037 002256 062704 000006 005701 001433 01 1437 002246 000040 004577 054174 002246 010067 055172 132777 000010 055164 000060 001003 005237 002256 000411 132777. 000014 055146 001003 000100 005237 002254 000402 005237 002252 062704 000002 005301 000120 000743 004767 000602 000207 037727 055126 000001 001425 000140 004767 013432 012711 123076 052777 010000 055104 004767 000160 013074 105013 004567 013420 000002 004767 013440 012700 000200 000004 004767 014462 004767 003026 000207 010046 004567 000220 013366 000002 004767 013406 012600 004767 014432 004767 000240 002776 052777 010000 055012 004767 013322 012711 123604 000260 042777 004000 054774 000207 004767 013014 005301 010102 000300 004767 013004 005301 020127 000012 103047 020227 000011 000320 001444 006302 060204 121427 177777 001003 004767 175466 000340 000433 011404 026627 000002 000001 001013 006301 060104 000360 121427 177777 001003 004767 175434 000402 011400 000241 000400 000413 062701 000024 060104 121427 177777 001003 004767 000420 175404 000402 111400 000241 000440 020227 000011 001004 000440 020127 000012 103001 010102 062704 000024 026627 000002 000460 000001 001002 006302 000402 062704 000024 060204 121427 000500 177777 001003 004767 175316 000410 026627 000002 000001 000520 001002 011400 000401 111400 000241 000207 052777 014000 000540 054520 004767 012510 105013 004767 013022 012711 125610 000560 004567 013024 000002 004767 013044 012700 000053 004767 000600 014066 004767 002432 000207 004767 012460 004567 012770 000620 000002 020427 000013 103007 004767 012536 062703 000003 000640 004767 013014 000430 020427 000014 001005 062701 000003 000660 004767 002234 000420 005703 001003 004767 176070 000413 000700 020327 000003 101403 004767 175114 000405 042777 014000 000720 054340 004767 176720 000207 004567 012654 000002 010146 000740 004767 012672 012700 000054 004767 013714 012601 062701 000760 000003 013700 002252 004767 174422 062701 000005 013700 000000 002254 004767 174406 062701 000004 013700 002256 004767 000020 174372 004767 002212 000207 004767 012222 010367 054212 000040 004577 053254 002244 010067 054170 004577 053156 002242 000060 001666 010546 016705 053376 016501 000024 010100 004577 000100 053210 000003 010217 001022 004577 053204 002242 010067 000120 054122 004577 053122 021740 000000 002244 004577 053110 000140 021775 021002 002242 002254 002252 000451 010100 004577 000160 053130 000003 030217 001022 004577 053054 023340 000000 000200 002244 004577 053042 023354 017002 002242 002254 004577 000220 053026 023361 000142 002246 002252 000421 004577 053010 000240 024340 000000 002244 004577 052776 024354 017002 002242 000260 002254 004577 052762 024361 000142 002246 002252 012605 000300 042777 014000 053754 042777 001000 053750 000207 004577 000320 052716 002242 112760 000010 000001 012701 000132 016721 000340 053700 012721 000011 012721 000004 004767 011700 010300 000360 062700 000011 020300 103002 112321 000774 104530 000240 000400 004777 052626 000240 104531 000207 012500 006300 063700 000420 001102 011000 000205 010046 013700 001024 016004 000010 000440 020450 000012 001004 162760 000002 000010 000427 005724 000460 020460 000004 103402 016004 000006 020460 000012 001015 000500 004767 000734 103411 016004 000010 005724 020460 000004 000520 001002 016004 000006 000241 000401 000241 103426 112764 000540 177777 000004 066060 000016 000010 026060 000010 000004 000560 103411 016060 000006 000010 162760 000002 000010 066060 000600 000016 000010 005260 000002 000241 012600 000207 010046 000620 010146 013700 001024 016601 000006 001402 010160 000014 000640 016001 000010 005721 026060 000010 000012 001002 000261 000660 000467 026060 000014 000012 001404 012770 177777 000014 000700 000454 066060 000016 000012 026001 000012 001011 016001 000720 000006 010160 000010 010160 000012 010160 000014 000407 000740 026060 000012 000004 103403 016060 000006 000012 027027 000760 000012 177777 001005 026060 000012 000010 001401 000741 000000 016060 000012 000014 166060 000016 000014 026060 000014

000020 000006 103003 016060 000004 000014 005360 000002 000241 000040 012601 012600 011666 000002 005726 000207 010046 013700 000050 001024 026060 000012 000010 001002 000261 000405 016004 000100 000012 010460 000014 000241 012600 000207 010046 010146 000120 013700 001024 026060 000010 000012 001002 000261 000442 000140 016001 000010 005721 020160 000004 103402 016001 000006 000160 066060 000016 000014 026060 000014 000004 103403 016060 000200 000006 000014 027027 000014 177777 001004 026001 000014 000220 001401 000756 026001 000014 001002 000261 000403 016004 000240 000014 000241 012601 012600 000207 010546 010605 062705 000260 000004 010446 004767 177564 103415 004767 000052 020002 000300 001411 004767 177606 103402 004767 000034 103403 020002 000320 001401 000400 103404 020002 001002 000241 000401 000261 000340 010415 012604 012605 000207 005715 001002 011400 000427 000360 021527 000001 001005 116400 000004 022700 177777 000417 000400 021527 000002 001005 116400 000002 042700 177600 000407 000420 021S27 000003 001004 116400 000003 042700 177700 000207 000440 010046 010146 010246 013700 001024 016001 000010 005721 000460 166001 000016 020160 000006 103004 016001 000004 166001 000500 000016 021127 177777 001404 020160 000012 001401 000760 000520 010102 020160 000012 001002 000261 000473 166001 000016 000540 020160 000006 103004 016001 000004 166001 000016 021127 000560 177777 001004 020160 000012 001401 000760 132761 000200 000600 000003 001411 010546 116105 000004 022705 177777 004767 000620 010356 010136 012605 012122 012122 012122 166001 000016 000640 166002 000016 166002 000016 020260 000006 103004 016002 000660 000004 166002 000016 020160 000012 001401 000717 066002 000700 000016 020260 000004 101402 016002 000006 010260 000012 000720 000241 012602 012601 012600 000207 012700 000132 013520 000740 012720 000002 012720 000003 010546 000240 004777 051252 000760 000240 012605 000205 052777 000040 052266 012702 024401

000000 104541 042777 000100 052252 012702 021000 104541 012702 000020 000010 104542 000207 052777 000100 052226 012702 021001 000040 104541 042777 000040 052212 012702 024400 104541 012702 000060 000004 104542 000207 010546 013705 001504 005305 006305 odσioo 005705 100404 104541 162705 000002 000772 012605 000207

000120 004767 010150 001414 005303 010102 060302 112712 000040 000140 006303 016302 000236 104540 004767 010102 105313 000207 000160 017746 052100 042716 177774 022726 000003 001001 000417 000200 052777 000003 052056 012702 022400 104541 012702 020401 000220 104541 004567 010362 000001 012702 177777 104540 000207 000240 037727 052020 000001 001412 037727 052010 000002 001403 000260 012702 020400 000402 012702 022400 104541 042777 000001 000300 051762 004567 010302 000002 012702 177777 104540 000207 000320 037727 051740 000002 001403 004767. 177624 000402 004767 000340 000002 000207 017746 051714 042716 177774 022726 000001 000360 001001 000426 052777 000001 051672 042777 000002 051664 000400 037727 051656 000004 001406 012702 020400 104541 012702 000420 022401 104541 004567 010160 000000 012702 177777 104540 000440 000207 104544 103436 010567 051576 004767 010704 032704 000460 000100 001404 052777 000001 051570 000403 042777 000001 000500 051560 010403 000304 105004 000304 105003 000303 042704 000520 177300 010446 006316 062716 122214 017616 000000 004736 000540 000740 000207 037727 051512 000001 001425 052777 014000 000560 051500 004767 007470 105013 004767 010002 012711 131154 000600 004567 010004 000002 004767 010024 012700 000005 004767 000620 011046 004767 177412 000207 017700 051426 042700 177774 000640 022700 000001 001122 013700 001024 010001 005760 000000 000660 001437 026060 0b0010 000012 001030 062701 000022 012721 000700 000000 012711 001011 010046 162701 000002 004767 011152 000720 103401 000772 012600 005060 000020 005060 000000 012702 000740 014001 104541 012700 131134 000402 012700 131114 000433 000760 012760 000024 000000 012702 014000 104541 004767 176054 000000 116403 000003 042703 177700 004767 007450 005046 004767 000020 175574 004767 176066 103401 000763 004567 007552 000002 000040 004767 007572 005000 005700 001416 004567 007532 000002 000060 010146 012702 000000 000404 020227 000017 001403 005202 000100 112021 000772 012601 004767 177126 000207 020121 052515 000120 052123 041040 020105 046505 052120 020131 047104 020104 000140 044506 051522 020124 046120 040505 042523 004767 007114 000160 020427 000013 103033 020327 000002 103025 004767 007172 000200 004567 007404 000002 062703 000002 010102 060302 020427 000220 000012 001001 005004 052704 000060 110412 006303 016302 000240 000236 104540 000402 004767 171554 000456 005703 001003 000260 004767 172502 000451 020427 000013 001017 004767 006756 000300 105013 012746 000001 012704 122000 004767 173752 103404 000320 042777 014000 050734 004710 000426 020327 000003 103021 000340 004767 007026 020327 000002 101002 004767 007014 012746 000360 000000 012704 122000 004767 173676 103402 004767 171314 000400 000402 004767 177136 005726 000207 020427 000014 001013 000420 042777 001000 050634 012703 000017 004767 006506 012702 000440 174000 104540 000441 004767 006720 004767 006616 120327 000460 000002 101032 037727 050572 000020 001404 004567 007110 000500 000000 000403 004567 007100 000001 062703 000015 010102 000520 060302 020427 000012 103401 005004 052704 000060 110412 000540 006303 016302 000236 104540 000207 152777 000200 050472 000560 004767 000050 023727 001612 177777 001412 004577 047454 000600 002242 000060 004577 047440 046344 000000 002242 000405 000620 004577 047424 046344 000000 002242 000207 004767 005450 000640 006301 010102 006301 006301 060102 004767 006432 060102 000660 006202 005502 020227 000017 101406 012700 000100 006202 000700 006202 006202 000402 012700 000040 050200 000207 020427 000720 000013 001041 004767 006344 005703 001003 004767 010730 000740 000431 042777 010000 050312 037727 050306 000200 001405 000760 004567 010006 000002 002242 000404 004567 007774 000000 000000 002242 037727 050256 001000 001403 004767 174012 000402 000020 004767 174272 000460 037727 050230 000200 001404 004567 000040 006546 000001 000403 004567 006536 000000 020427 000014 000060 001003 004767 176032 000437 004767 006276 103421 004767 000100 006172 005303 010302 060102 020427 000012 103401 005004 000120 052704 000060 110412 006303 016302 000236 104540 000413 000140 004567 006444 000002 004767 006464 012700 000001 004767 000160 007506 004767 176052 000207 037727 050066 000200 001405 000200 004567 007566 000002 002242 000404 004567 007554 000000 000220 002242 004577 047050 002242 004577 047004 002242 116760 000240 045546 000001 004767 006006 105013 004767 006320 012711 000260 131716 004767 177430 000207 042777 000040 047764 012702 000300 024400 104541 012702 000000 104542 000207 042777 000100 000320 047740 012702 021000 104541 012702 000000 104542 000207 000340 012700 000001 004767 012204 042777 000010 047704 012702 000360 177777 004567 007264 000002 004767 177674 012702 035000 000400 104541 037727 047654 000020 001411 012702 021000 104541 000420 042777 000100 047634 004767 175712 000402 004767 015262 000440 000207 005000 004767 012104 042777 000020 047604 012702 000460 177777 004567 007164 000000 004767 177620 012702 035400 000500 104541 037727 047554 000010 001411 012702 024400 104541 000520 042777 000040 047534 004767 175612 000402 004767 015162 000540 000207 000207 037727 .047512 000001 001403 012702 010001 000560 000402 012702 010000 104541 000207 037727 047464 000001 000600 001404 052777 000034 047452 000403 042777 000034 047442 000620 000207 037727 047434 000001 001403 012702 012001 000402 000640 012702 012000 104541 000207 037727 047406 000001 001403 000660 012702 016401 000402 012702 016400 104541 000207 037727 000700 047360 000001 001425 004567 005676 000002 004767 005716 000720 010146 010100 013701 002240 012702 105003 104526 010001 000740 005201 012700 000040 004767 006716 012601 004767 175260 000760 000207 017700 047274 042700 167762 022700 000015 001002000000 004767 175154 000207 017700 047250 042700 167752 022700 000020 000025 001002 004767 175314 000207 000207 000207 017700 000040 047220 042700 167362 022700 000015 001017 037727 047202 000060 000040 001403 004767 177200 000410 004767 174670 037727 000100 047160 000020 001402 004767 175232 000207 017700 047142 000120 042700 167352 022700 000025 001017 037727 047124 000100

000140 001403 004767 177146 000410 004767 174652 037727 047102

000160 000010 001402 004767 174770 000207 017700 047064 042700

000200 177772 022700 000005 001104 017700 047046 042700 177747

000220 022700 000030 001001 000474 037727 047030 000100 001406

000240 037727 047016 000020 001402 000241 000413 037727 047004

000260 000200 001406 037727 046772 000010 001402 000241 000401

000300 000261 103446 037727 046752 001000 001015 052777 011000

000320 046740 004767 004730 105013 004767 005242 012711 131412

00σ340 012703 000016 000405 042777 011000 046706 012703 000017

000360 037727 046676 000020 001404 004567 005214 000000 000403

000400 004567 005204 000001 004767 004532 012702 176000 104540

000420 000207 037727 046634 000001 001403 012702 032001 000402

000440 012702 032000 104541 000207 03?727 046606 000001 001403

000460 012702 033401 000402 012702 033400 104541 000207 037727

000500 046560 000001 001403 012702 031401 000402 012702 031400

000520 104541 000207 037727 046532 000001 001403 012702 030401

000540 000402 012702 030400 104541 000207 037727 046504 000001

000560 001403 012702 031001 000402 012702 031000 104541 000207

000600 037727 046456 000001 001403 012702 034001 000402 012702

000620 034000 104541 000207 037727 046430 000001 001403 012702

000640 032401 000402 012702 032400 104541 000207 037727 046402

000660 000001 001403 012702 030001 000402 012702 030000 104541

000700 000207 037727 046354 000001 001004 012702 024000 104541

000720 000403 012702 024001 104541 000207 037727 046324 000001

000740 001403 012702 021401 000402 012702 021400 104541 000207

000760 037727 046276 000001 001403 012702 022001 000402 012702 000000 022000 104541 000207 037727 046250 000001 001403 012702 000020 015001 000402 012702 015000 104541 000207 037727 046222 000040 000001 001403 012702 016001 000402 012702 016000 104541 000060 000207 037727 046174 000001 001403 012702 023401 000402 000100 012702 023400 104541 000207 037727 046146 000001 001403 000120 012702 014401 000402 012702 014400 104541 000207 017700 000140 046120 042700 173772 022700 000001 001020 004767 004020 000160 013604 022704 177777 001412 017700 046066 042700 177747 000200 022700 000030 001001 000402 004767 000002 000207 004767 000220 003756 012736 177777 010446 004767 172362 052777 000004 000240 046020 037727 046016 000010 001403 012702 037400 000402 000260 012702 037000 104541 012702 023001 104541 037727 045762 000300 000020 001457 012702 035401 104541 004767 174026 004567 000320 005200 000000 010267 045712 004577 044742 002242 004567 000340 005430 000000 002244 004577 044746 002242 004577 044740 000360 002244 037727 045676 000020 001411 004577 044652 022700 000400 002242 004577 044642 022700 002244 000410 004577 044630 000420 020300 002242 004577 044620 020300 002244 052777 000100 000440 045622 037727 045614 000010 001463 012702 035001 104541 000460 037727 045576 000020 001002 004767 173464 004567 005022 000500 000002 010267 045534 004577 044564 002242 004567 005252 000520 000002 002244 004577 044570 002242 004577 044562 002244 000540 037727 045520 000040 001411 004577 044474 022700 002242 000560 004577 044464 022700 002244 000410 004577 044452 020300 000600 002242 004577 044442 020300 002244 052777 000200 045444 000620 000207 037727 045434 000001 001462 037727 045424 004000 000640 001403 004767 167120 000453 037727 045406 010000 001412 000660 037727 045376 000200 001403 004767 000700 000402 004767 000700 001266 000435 037727 045352 000004 001431 017700 045342 000720 042700 177747 022700 000030 001005 012700 150140 004767 000740 013400 000412 037727 045312 000020 001403 004767 001210 000760 000402 004767 000606 000241 103002 004767 012724 000207 000000 037727 045256 000001 001422 004567 003574 000002 010146 000020 012700 135056 012702 000000 000404 020227 000017 001403 000040 005202 112021 000772 012601 004767 173164 000207 052052 000060 046111 026524 040507 042515 047440 042526 025122 037727 000100 045160 000001 001403 012702 017401 000402 012702 017400 000120 104541 000207 037727 045132 000001 001403 012702 013401 000140 000402 012702 013400 004767 172714 000207 037727 045102 000160 000001 001403 012702 013001 000402 012702 013000 104541 000200 000207 037727 045054 000002 001432 037727 045044 010000 000220 001405 004767 003350 004771 000000 000421 020427 000014 000240 001007 037727 045014 004000 001002 004767 173266 000407 000260 010446 004767 001324 012604 103402 004767 174672 000207 000300 037727 044756 000001 001413 012702 020001 104541 004567 000320 003266 000002 017700 044732 004767 012160 000403 012702 000340 020000 104541 000207 037727 044710 000001 001413 012702 000360 017001 104541 004567 003220 000002 017700 044666 004767 000400 012112 000403 012702 017000 104541 000207 037727 044642 000420 000001 001403 012702 015401 000402 012702 015400 104541 000440 000207 037727 044614 000001 001443 004767 002522 013604 000460 022704 177777 001402 004767 163464 037727 044564 000140 000500 001015 037727 044554 000100 001403 012702 021000 000402 000520 012702 024400 104541 012702 000000 104542 042777 000142 000540 044520 004767 177054 004-767 177050 004767 003166 000405 000560 052777 000002 044474 004767 003126 000207 017700 044462 000600 042700 177762 022700 000015 001166 037727 044446 000200 000620 001405 037727 044434 000040 001401 000555 004567 004132 000640 000002 002244 004567 003652 000002 010267 044364 100414 000660 004577 043354 002242 010067 044360 142710 000200 012702 00θ7θO 177777 004567 003744 000002 004567 172016 002244 012702 000720 035000 104541 037727 044332 001000 001402 004767 173612 000740 012702 177777 004567 003702 000002 037727 044304 000100 000760 001406 012702 000000 104542 012702 021000 104541 017700 000000 044260 042700 163577 022700 010200 001003 042777 010000

000020 044240 037727 044234 000040 001403 012702 024400 104541 000040 042777 000050 044214 042777 000200 044210 037727 044202 000060 000020 001407 012700 000001 004767 006460 004767 172244 000100 000432 012702 023000 104541 017746 044150 042716 177774 000120 022726 000003 001013 012702 020400 104541 004567 002450 000140 000001 004767 002470 012702 177777 104540 042777 000004 000160 044100 004767 002532 000207 017700 044066 042700 177752 000200 022700 000025 001165 037727 044052 000100 001405 037727 000220 044040 000100 001401 000554 004567 003536 000000 002244 000240 004567 003256 000000 010267 043770 100414 004577 042760 000260 002242 010067 043764 142710 000200 012702 177777 004567 000300 003350 000000 004567 171422 002244 012702 035400 104541 000320 037727 043736 001000 001402 004767 173216 012702 177777 000340 004S67 003306 000000 037727 043710 000040 001406 012702 000360 000000 104542 012702 024400 104541 017700 043664 042700 000400 163577 022700 010000 001003 042777 010000 043644 037727 000420 043640 000100 001403 012702 021000 104541 042777 000120 000440 043620 042777 000100 043614 037727 043606 000010 001406 000460 005000 004767 006066 004767 171466 000432 012702 023000 000500 104541 017746 043556 042716 177774 022726 000001 001013 000520 012702 022400 104541 004567 002056 000000 004767 002076 000540 012702 177777 104540 042777 000004 043506 004767 002140 000560 000207 000207 037727 043472 000001 001403 012702 025001 000600 000402 012702 025000 104541 000207 017700 043444 042700 000620 173774 022700 000003 001101 037727 043426 010000 001450 000640 037727 043416 000200 001005 004567 003116 000000 002242 000660 000404 004567 003104 000002 002242 004577 042342 002242 000700 116000 000001 120027 000002 001002 000261 000420 037727 000720 043340 000200 001004 004567 001656 000000 000403 004567 000740 001646 000001 004767 001666 004767 171370 000241 000402 000760 004767 000050 103422 004577 042262 002242 000000 004577 000000 042236 002242 112760 000002 000001 052777 010000 043242 000020 004767 001552 012711 132170 000241 000207 017700 043222 000040 042700 177747 022700 000030 001002 000261 000552 017700 000060 043200 042700 177753 037727 043172 000100 001005 022700 000100 000024 001002 000261 000535 017700 043146 042700 177763 000120 037727 043140 000200 001005 022700 000014 001002 000261 000140 000520 004767 001032 013604 022704 177777 001402 004767 000160 161774 042777 000001 043074 037727 043066 000004 001452 000200 037727 043056 000020 001421 052777 000210 043044 004567 000220 002550 000002 002242 004767 170574 004567 001352 000001 000240 004767 001372 004767 170710 000421 042777 000200 043002 000260 052777 000020 042774 004567 002500 000000 002242 004567 000300 001306 000000 004767 001326 004767 171030 052777 010000 000320 042740 000426 004767 001414 052777 010024 042724 042777 000340 000200 042716 012702 023001 104541 004567 002414 000000 000360 002242 004567 001222 000000 004767 001242 004767 170744 000400 000241 000207 037727 042652 000001 001403 012702 034401 000420 000402 012702 034400 104541 000207 037727 042624 000001 000440 001403 012702 026401 000402 012702 026400 104541 000207 000460 037727 042576 000001 001403 012702 027001 000402 012702 000500 027000 104541 000207 037727 042550 000001 001403 012702 000520 027401 000402 012702 027400 104541 000207 037727 042522 000540 000001 001403 012702 025401 000402 012702 025400 104541 000560 037727 042476 000001 001422 004567 001014 000002 010146 000600 012700 137636 012702 000000 000404 020227 000017 001403 000620 005202 112021 000772 012601 004767 170404 000207 051452 000640 046105 020106 042040 051505 051124 041525 025124 037727 000660 042400 000001 001416 012702 010401 104541 042777 000001 000700 042362 004567 000702 000002 010100 104527 004767 170320 000720 000405 012702 010400 104541 004767 170364 000207 037727 000740 042320 000001 001403 012702 033001 000402 012702 033000 000760 104541 000207 005003 005004 120027 000012 103411 162700 000000 000012 005203 020327 000012 001002 005204 005003 000764 000020 152700 000060 152703 000060 152704 000060 005201 110421 000040 110321 110021 000207 110002 142702 000077 012703 000005 000060 000403 005703 001403 005303 006202 000773 152702 000060 000100 110221 110002 142702 000307 006202 006202 006202 152702 000120 000060 110221 110002 142702 000370 152702 000060 110221 000140 005201 000207 010146 010100 063700 001526 006303 006303 000160 053703 001040 012301 104525 012301 104525 012601 000207 000200 011646 013766 001032 000002 060566 000002 000207 006302 000220 010246 006302 006302 062602 063702 001042 010100 012201 000240 104525 012201 104525 012201 104525 010001 000207 010503 000260 006303 006303 060503 063703 001050 000207 004767 177756 000300 111303 042703 177760 000207 .004767 177742 111301 010100 000320 062700 000020 110023 005000 006201 006201 006201 006201 000340 006201 006100 060103 111301 005700 001404 006201 006201 000360 006201 006201 042701 177760 000207 010146 010346 004767 000400 177654 121327 000017 103022 105213 112302 005302 005000 000420 006202 006100 010401 060203 005700 001405 006301 006301 000440 006301 006301 000401 105013 150113 000401 000261 012603 000450 012601 000207 013746 001034 060316 105336 005337 002240 000500 000207 013746 001034 060316 10523.6 005237 002240 000207 000520 010146 010246 013701 001034 010102 063702 001516 060103 000540 001413 105713 001404 160103 000264 000241 000404 005203 000560 020302 001001 000261 000764 012602 012601 000207 013701 000600 002250 063701 001052 000207 011601 006201 061601 062501 000620 006301 006301 006301 006301 063701 001044 000205 010100 000640 062700 000020 012740 020040 020001 001401 000773 000207 000660 010302 060102 020427 000012 103401 005004 052704 000060 000700 110412 006303 016302 000236 104540 000207 000207 000207 000720 010446 013704 001036 122427 177777 001401 000774 110544 000740 012604 000207 010446 013704 001036 001417 121427 177777 000760 001002 000261 000411 120524 001007 111464 177777 122427 000000 177777 001401 000772 000241 000760 012604 000207 013705

000020 001036 111505 022705 177777 000207 004567 177552 000002 000040 010146 004767 177570 004567 000720 000000 002252 004577 000060 040156 002252 011000 000300 004767 176670 004567 000422 000100 000000 010267 041144 004577 040126 002252 011000 000300 000120 004767 176640 004567 000642 000002 002252 004577 040100 000140 002252 011000 000300 004767 176612 004567 000344 000002 000160 010267 041066 004577 040050 002252 011000 000300 004767 000200 176562 012601 004767 167030 000207 004567 177372 000002 000220 004767 177412 010146 004567 000540 000000 002252 004577 000240 037776 002252 011000 004767 176574 004567 000244 000000 000260 010257 040766 004577 037750 002252 011000 004767 176546 000300 004567 000466 000002 002252 004577 037724 002252 011000 000320 004767 176522 004567 000172 000002 010267 040714 004577 000340 037676 002252 011000 004767 176474 012601 004767 166660 000360 000207 010500 006300 063700 001046 010037 002262 005720 000400 010037 002264 000207 013702 001030 060502 011202 006366 000420 000004 006366 000004 066667 000004 036346 066602 000002 000440 011202 011666 000004 062706 000004 000207 013746 001030 000460 060516 017616 000000 006366 000006 006366 000006 066602 000500 000006 066602 000004 010236 011666 000004 062706 000004 000520 000207 011602 006302 062502 063702 001026 011202 000205 000540 011646 013700 001026 013746 001504 006316 060016 062716 000560 000004 020210 001404 020016 103002 005720 000772 020026 000600 103405 012766 177777 000002 000261 000416 163700 001026 000620 006200 006200 103403 005066 000002 000403 012766 000002 000640 000004 010005 006305 000241 000207 011646 006316 062516 000660 063716 001026 010236 000205 010246 010346 010446 013702 000700 001110 012203 012204 060200 111000 042700 177400 060003 000720 112302 042702 177400 006302 060402 111303 042703 177400 000740 006303 060403 010100 020203 103003 012201 104525 000773 000760 010001 012604 012603 012602 000207 011600 006300 061600

000000 063700 001054 062500 011035 000205 005004 012702 000001 000020 000403 020200 001420 005202 010046 006304 010446 006304 000040 006304 062604 004767 176240 020127 000012 103401 005001 000060 060104 012600 000756 010400 000207 004767 164330 103422 000100 012114 011164 000002 011467 040140 004577 037122 002252 000120 152710 000200 116403 000003 042703 177700 004767 176342 000140 000241 000403 005260 000020 000261 000207 011102 004767 000160 177356 012603 004767 177172 005703 001023 052777 000100 000200 040062 037727 040054 000100 001411 012702 000000 104542 000220 012702 021000 104541 042777 000100 040026 012702 035401 000240 000422 052777 000200 040014 037727 040006 000040 001411 000260 012702 000000 104542 012702 024400 104541 042777 000040 000300 037760 012702 035001 104541 037727 037746 100000 001404 000320 004767 002230 004767 000222 000207 037727 037724 000200 000340 001403 012702 035002 000402 012702 035402 104541 000207 000360 010046 010146 010246 010346 010446 013700 001024 010001 000400 062701 000022 013511 013561 000002 010546 132761 000200 000420 000002 001423 116102 000002 042702 177600 012705 001666 000440 016567 000042 037574 016705 037576 010246 006316 062716 000460 142514 017616 000000 004736 000402 004767 177374 012605 000500 012604 012603 012602 012601 012600 000205 143036 142634 000520 145140 142332 143774 000000 000000, 000000 000000 142154 000540 142670 142636 143026 145142 144404 037727 037504 100000 000560 001024 004577 036502 002242 002244 103412 004577 036470 000600 002244 002242 103005 004577 036522 002242 002244 000261 000620 103404 052777 100000 037432 000241 000207 000207 004767 000640 177470 004567 175742 000002 004767 175762 005000 004767 000660 177006 004767 165352 000207 004567 175714 000002 004767 000700 175734 012700 000041 004767 176756 004767 165322 037727 000720 037340 000200 001411 012702 020400 104541 042777 000010 000740 037320 012702 035000 000410 012702 022400 104541 042777 000760 000020 037276 012702 035400 104541 042777 010000 037262 000000 037727 037256 000220 001006 042777 000004 037244 012702 000020 023000 104541 000207 000000 004767 000002 000207 011102 000040 004767 176474 012600 103556 004767 176306 037727 037202 000060 000004 001413 042777 000001 037172 005700 001003 004767 000100 167340 000402 004767 167230 000534 004767 175062 013604000120 022704 177777 010446 004767 163464 004767 175042 012736 000140 177777 017700 037114 042700 177747 022700 000030 001001 000160 000506 037727 037076 000010 001406 042777 000010 037064 000200 012702 037400 000402 012702 037000 104541 037727 037042 000220 000020 001430 012702 035400 104541 004567 176534 000000 000240 002242 004567 176254 000000 010267 036770 012702 177777 000260 004567 176366 000000 042777 000020 036766 042777 000100 000300 036762 000427 012702 035000 104541 004567 176454 000002 000320 002242 004567 176174 000002 010267 036710 012702 177777 000340 004567 176306 000002 042777 0000l0 036704 042777 000200 000360 036702 004577 035712 002242 004577 035704 002244 004767 000400 175316 000435 010267 036632 004577 035624 002242 132710 000420 000100 001023 005046 004767 163620 012603 103412 116303 000440 000003 042703 177700 004767 175012 005046 004767 163136 000460 000403 012746 001021 104517 000402 004767 000002 000207 000500 004767 175212 116301 000003 042701 177760 022701 000017 000520 001124 116305 000002 010246 010346 005046 004767 175646 000540 010200 012602 022700 177777 010246 010346 012746 000002 000560 004767 175622 010204 012602 022704 177777 020002 001032 000600 005704 100410 013702 001072 060102 111202 000302 062702 000620 000004 000407 013702 001072 060102 111202 000302 062702 000640 000000 010246 010146 012702 177777 005046 004767 175574 000660 012602 000432 005700 100410 013702 001072 060102 111202 000700 000302 062702 000004 000407 013702 001072 060102 111202 000720 000302 062702 000000 010246 010146 012702 177777 012746 000740 000002 004767 175506 012602 104541 112763 177777 000002 000760 152763 000017 000003 004767 174722 000207 037727 036262

000000 000200 001061 132764 000100 000037 001004 042777 020000

000020 036240 000403 052777 020000 036230 037727 036224 0000l0

000040 001015 012702 035404 104541 052777 000020 036204 013702

000060 002242 004567 175564 000000 000241 000424 004567 175422

000100 000002 010237 002244 004767 000300 103414 012702 035404

000120 104541 052777 000020 036132 013702 002242 004567 175512

000140 000000 000241 000460 132764 000100 000037 001404 042777

000160 040000 036076 000403 052777 040000 036066 037727 036062

000200 000020 001015 012702 035004 104541 052777 0000l0 036042

000220 013702 002242 004567 175422 000002 000241 000424 004567

000240 175260 000000 010237 002244 004767 000136 103414 012702

000260 035004 104541 052777 000010 035770 013702 002242 004567

000300 175350 000002 000241 103432 004577 034724 002242 152710

000320 000200 037727 035734 000140 001003 012702 000002 000411

000340 037727 035716 000100 001403 012702 000006 000402 012702

000360 000012 012702 000000 104542 000241 000403 004767 175732

000400 000261 000207 005360 000020 000207 004577 034700 002244

000420 004577 034630 002244 000014 103005 004577 034662 002244

000440 000261 000443 004767 176102 103010 004577 034620 002244

000460 004577 034634 002244 000261 000430 004577 034602 002244

000500 010067 035546 004577 034606 002244 004577 034550 002244

000520 002252 004577 034512 002252 112760 000107 000001 004577

000540 034505 043740 000020 002244 000241 000207 037727 035502

000560 100000 001565 005700 001027 004567 174726 000000 010267

000600 035440 004567 174714 000002 010267 035430 004567 175152

000620 000002 002246 037727 035434 000040 001002 005002 000402

000640 012702 000001 000426 004567 174650 000002 010267 035362

000660 004567 174636 000000 010267 035352 004567 175074 000000

000700 002246 037727 035356 000020 001002 005002 000402 012702

000720 000001 004577 034406 002242 002244 004577 034376 002244

000740 002242 042777 100000 035312 004577 034264 002244 115001

000760 000001 020127 000107 001403 020127 000110 001060 004577

000000 034274 002244 004577 034310 002244 010067 035234 020127

000020 000107 001004 004577 034246 002244 000404 004577 034270 000040 002252 000000 004577 034216 002244 000000 005702 001014 000060 004577 034154 002256 116760 032746 000001 004577 034150 000100 020340 000020 002244 000413 004577 034124 002256 116760 000120 032723 000001 004577 034120 022740 000020 002244 000207 000140 000207 005360 000020 112761 000015 000002 004767 174712 000160 000207 037727 035076 000200 001014 037727 035064 000040 000200 001410 042777 000040 035052 012702 000000 012702 024400 000220 104541 037727 035036 000100 001014 037727 035024 000100 000240 001410 042777 000100 035012 012702 000000 012702 021000 00Θ260 104541 004767 170306 004767 170676 000241 000207 004577 000300 033774 002242 010067 034736 004577 033764 002246 004577 000320 033754 002246 004577 033746 002244 010067 034710 004577 000340 033734 002246 004577 033750 002242 004577 033722 002244 000360 020067 034656 001007 004577 033706 002244 004577 033670 000400 002244 002242 004577 033644 002244 000014 004577 033620 000420 002242 152710 000200 037727 034632 000060 001013. 004577 000440 033606 017360 000100 002244 004577 033574 017344 017405 000460 002242 000412 004577 033560 027360 000100 002244 004577 000500 033546 027344 017405 002242 000261 000207 004767 002116 000520 037727 034536 001000 001431 004767 164100 010046 004577 000540 033476 002242 152710 000200 004577 033464 002244 152710 000560 000200 012600 004577 033460 020344 000020 002242 004577 000600 033446 020344 000020 002244 000412 004577 033432 020340 000620 000020 002242 004577 033420 020340 000020 002244 000261 000640 000207 004767 001770 004577 033376 021744 021000 002242 000660 000261 000207 004767 001746 004577 033354 022140 000003 000700 002244 000261 0002.07 004767 001724 004577 033332 022540 000720 000000 002242 000261 000207 0U4767 001634 004577 033310 000740 023144 017000 002242 000261 000207 004767 001612 004577 000760 033266 023544 017000 002242 000261 000207 004767 0.01570 000000 004577 033244 024144 017000 002242 000261 000207 004767 000020 001546 004577 033222 024544 011400 002242 000261 000207 000040 004577 033232 002244 010067 034174 004577 033220 002246 000060 004577 033212 002242 010067 034154 004577 033202 002246 000100 004577 033174 002246 004577 033142 002244 000004 004577 000120 033176 002242 020227 000040 001015 004577 033102 002242 000140 112760 000036 000001 004577 033066 .002244 112760 000036 000160 000001 000414 004577 033050 002242 112760 000056 000001 000200 004577 033034 002244 112760 000056 000001 000261 000207 000220 004767 001412 004577 0330.20 031144 015000 002242 004577 000240 033006 031140 000002 002244 000261 000207 004767 001356 000260 004577 032764 031540 000000 002242 004577 032752 031540 000300 000003 002244 000261 000207 004767 001322 004577 032730 000320 027540 000000 002242 004577 032716 027540 000000 002244 000340 000261 000207 004767 001220 004577 032674 033564 017100 000360 002242 004577 032662 033540 000002 002244 000261 000207 000400 004767 001164 004577 032640 034144 011400 002242 004577 000420 032626 034140 000000 002244 000261 000207 004767 001220 000440 004577 032652 002244 004577 032576 060140 000000 002242 000460 004577 032564 060140 000002 002244 000261 000207 004767 000500 001156 004577 032612 002242 004577 032620 002244 002242 000520 004577 032574 002244 010067 033514 004577 032532 002244 000540 002242 004577 032502 040340 000001 002242 004577 032470 000560 040340 000002 002244 004577 032456 040340 000020 002246 000600 000261 000207 004767 001050 004577 032504 002242 004577 000620 032512 002244 002242 004577 032466 002244 010067 033406 000640 004577 032424 002244 002242 004577 032374 040740 000020 000660 002242 004577 032362 040740 000020 002244 004577 032350 000700 040740 000020 002246 000261 000207 004767 000742 004577 000720 032376 002244 004577 032344 002244 010067 033310 017746 000740 033322 042716 177717 022726 0.00060 001020 004577 032270 000760 063340 000020 002242 004577 032256 063340 000000 002244 000000 004577 032244 063340 000001 002246 000417 004577 032230 000020 055340 000020 002242 004577 032216 055340 000000 002244 000040 004577 032204 055340 000001 002246 000261 000207 004767 000060 000576 004577 032230 002242 004577 032154 052340 000001 000100 002242 004577 032142 05234.0 000002 002244 000261 000207 000120 004767 000534 004577 032144 002244 010067 033110 004577 000140 032156 002244 017746 033114 042716 177717 022726 000060 000160 001020 004577 032062 063740 000020 002242 004577 032050 000200 063740 000020 002244 004577 032036 063740 000020 002246 000220 000417 004577 032022 055740 000020 002242 004577 032010 000240 055740 000020 002244 004577 031776 055740 000020 002246 000260 000261 000207 004767 000370 004577 032024 002244 004577 000300 032032 002242 002244 004577 032006 002242 010067 032726 000320 004577 031744 002242 002244 004577 031714 035740 000002 000340 002242 004577 031702 035740 000001 002244 004577 031670 000360 035740 000020 002246 000261 000207 004767 000012 004767 000400 161040 004767 150674 000207 023737 002260 002270 001435 000420 013700 001504 005300 100431 006200 012705 000000 000404 000440 020500 001417 062705 000002 036537 000236 002260 001010 000460 035537 000236 002270 001404 010046 004767 165744 012600 000500 000757 013737 002260 002270 001000 000207 010146 010246. 000520 010346 012702 000017 000404 020227 000000 001407 005302 000540 006300 012703 000060 105503 110321 000766 012603 012602 000560 012601 004767 160452 000207 004577 031502 002242 010067 000600 032444 004577 031470 002246 004577 031520 002244 002246 000620 004577 031452 002246 004577 031466 002242 000207 004767 000640 000016 004577 031452 002242 004577 031444 002244 000207 000660 004577 031412 002242 010067 032354 004577 031400 002246 000700 004577 031372 002244 010067 032334 004577 031360 002246 000720 000207 037727 032334 000100 001405 012702 021000 004767 000740 000360 000410 037727 032312 000040 001404 012702 024400 000760 004767 000336 037727 032274 000002 001403 .012702 020400 000000 000402 012702 022400 104541 037727 032246 000020 001406

000020 012702. 035400 104541 042777 000020 032226 037727 032222 000040 000010 001406 012702 035000 104541 042777 0000l0 032202 000060 037727 032200 000001 001410 004567 170514 000002 004767 000100 170534 012702 177777 104540 012702 023000 104541 042777 000120 111004 032136 042777 000313 032132 004767 170562 000207 000140 014001 015005 016007 017036 017440 024043 024444 025045 000160 031105 032106 032511 033000 022440 022440 022440 020107 000200 022043 023045 024047 025051 022445 024045 025051 043505 000220 045111 045510 045510 145162 145162 145162 145162 145162 000240 145162 145276 145514 145642 145664 145706 145730 145752 00.0260 145774 146016 145162 146220 146254 146310 146344 146400 000300 145162 146434 146040 146476 146604 146712 147056 147120 000320 147264 104541 042777 000140 031730 012702 000000 104542 000340 000207 010046 004567 171422 000000 002242 004567 171412 000360 000002 002244 004577 030650 002242 116001 000001 004577 000400 030636 002244 116002 000001 010246 004567 171104 000000 000420 010267 031616 004567 171072 000002 010267 031606 012602 000440 004577 030574 002242 010004 142714 000200 004577 030560 000460 002244 010004 142714 000200 020102 101412 010103 010201 000500 010302 016703 031534 016767' 031532 031526 010367 031524 000520 012600 010004 120124 001417 105724 001014 012746 001000 000540 104517 010146 104517 010246 104517 004767 165412 004767 000560 165012 000453 000757 111403 042703 177400 060003 116404 000600 000002 042704 177400 060004 120223 001417 020304 001014 000620 012746 001001 104517 010146 104517 010246 104517 004767 000640 165326 004767 164726 000421 000757 011004 105004 000304 000660 060004 160403 005303 006303 014404 000304 060400 005200 000700 042700 000001 060300 004770 000000 000207 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 000000 000000 000000 000000 020000 000000 000173 000173

000020 000050 000002 000115 000005 000032 000000 000000 000000

000040 000000 000000 000000 000000 000000 000000 000000 000000

000060 000000 000000 000000 000000 000000 000000 000000 000000

000100 000000 000000 000000 000000 000000 000000 000000 000000

000120 000000 000000 000000 000000 000000 000000 000000 000000

000140 000000 000000 000000 000000 000000 000000 000000 000000

000160 000000 000000 000000 000000 000000 000000 000000 000000

000200 000000 000000 000000 000000 000000 000003 000003 000000

000220 000000 000000 000000 075206 000000 000000 000000 000000

000240 000000 000000 000000 000000 000000 000000 000000 000000

000260 000000 000000 000000 000000 000000 000000 000000 000000

000300 000000 000000 000000 000000 000000 000000 000000 000000

000320 000000 000000 000000 000000 000000 000000 000000 000000

000340 000000 000000 000000 000000 000000 000000 000000 000000

000360 000000 000000 000000 000000 000000 000000 000000 000000

000400 000000 000000 000000 000000 000000 000000 000000 000000

000420 000000 000000 000000 000000 000000 000000 000000 000000

000440 000000 000000 000000 000000 000000 000000 000000 000000

000460 000000 000000 000000 000000 000000 000000 000000 000000

000500 000000 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 054523 000000 054523 000000 054523 000000 054523 000000

000020 044524 000000 046103 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 00000 000000 000000 000000 000000 000000 000000 000000 010146 010246 010346 010446 012567 016462 012567 017050 000020 012504 000240 004577 121264 077070 010002 004767 000340 000040 103100 016201 000004 032711 100000 001416 116167 000001 000060 017010 042767 177740 017002 000240 004577 121216 077072 000100 010002 004767 000272 000455 005704 001452 020427 000004 000120 001004 004577 121216 000004 000403 004577 121206 0000l0 000140 103436 010067 016724 004577 121174 077070 077072 103006 000160 016700 016706 004767 001710 000261 000421 000240 004577 000200 121112 077072 010002 004767 000166 103006 016700 016652 000220 004767 001654 000261 000403 016767 016636 016632 000401 000240 000261 012700 077064 103426 016760 016632 000000 105372 000260 000004 016260 000004 000002 000240 152777 000004 016606 000300 006367 016564 006367 016560 006367 016554 056777 016550 000320 016564 000405 005067 016534 005067 016532 000261 012604 000340 012603 012602 012601 000205 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 010046 010146 010246 010346 010446 010203 012702 177777 000420 012700 000004 005004 004767 006500 103424 016767 016044 000440 016036 010267 016030 004767 005112 103011 016767 016020 000460 016014 012701 000001 004767 005144 000261 000403 005373 000500 000004 000241 012604 012603 012602 012601 012600 000207 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 010446 010346 010246 010146 013567 015662 012500 016067 000620 076142 016240 004577 120476 077064 010003 012700 000004 000640 012702 177777 005004 004767 006260 103414 152777 000004 000660 016224 105373 000004 010200 004767 001504 016711 015576 000700 010200 000417 005767 015654 001006 005067 015640 116567 000720 177776 015620 000405 005067 015626 116567 177776 015620 000740 000261 012601 012602 012603 012604 000205 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 010146 010246 010346 013567 015464 013502 004767 000760 000020 103461 000240 004577 120210 076476 010067 016032 017700 000040 016026 042700 177407 006200 006200 006200 010067 016006 000060 000240 004577 120226 077066 016001 000004 010167 015772 000100 105211 132777 100000 015760 001413 105211 126011 000002 000120 001006 105311 016700 015736 004767 000744 000401 105311 000140 126011 000002 001005 105702 001403 004577 120172 077066 000160 005077 015704 012700 077066 012603 012602 012601 000205 000200 010146 010246 013500 012502 004767 001164 010067 015256 000220 020027 177777 001002 000261 000412 012711 177777 005000 000240 012701 000001 004767 004366 103402 016700 015220 012602 000260 012601 000205 000000 000000 000000 000000 000000 000000 000300 010146 010246 010346 010446 012504 012702 001616 126727 000320 120340 001446 103404 126727 120331 001447 103070 116701 000340 120104 042701 177400 116700 120075 042700 177400 060001 000360 006301 060201 000261 103052 020201 101050 011267 015464 000400 004577 117722 077064 120460 000002 001404 062702 000002 000420 000261 000433 016003 000004 032713 040000 001404 062702 000440 000002 000261 000422 162702 001616 020427 000004 001003 000460 105267 120176 000402 105267 120171 006202 010200 142763 000500 000037 000001 052713 040000 000241 000725 000401 000261 000520 103002 012700 177777 012604 012603 012602 012601 000205 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 00000.0 000000 000000 000000 000000 000000 000000 000600 010046 010146 010246 013567 015252 000240 004577 117474 000620 077064 010001 016102 000004 032712 100000 001410 116200 000640 000001 042700 177740 004767 000226 042712 137400 126112 000660 000002 001013 105062 000001 026127 000002 000010 001003 000700 105367 117757 000402 105367 117750 012602 012601 012600 000720 000205 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 010046 010146 010246 012701 000001 005000 004767 003616

000020 103405 016767 014456 014446 004767 003602 012602 012601 000040 012600 000207 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 010046 010146 010246 010067 014752 000240 004577 117174 000120 077064 010002 116201 000002 042701 177600 006301 062701 000140 000004 060201 011167 014326 042767 014000 014320 004767 000160 177616 103456 016201 000004 105211 016167 000001 014664 000200 042767 177740 014656 000240 004577 117100 077064 016000 000220 000004 105210 000240 004577 117006 076476 042710 177775 000240 000240 004577 116772 076504 042710 177775 126211 000002 000260 001015 105061 000001 026227 000002 0000l0 001003 105367 000300 117361 000402 105367 117352 000241 000401 000261 000400 000320 012602 012601 012600 000207 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 010001 000301 042701 177770 006301 016101 076414 042700 000420 177700 006300 162700 000060 060001 011100 000207 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 010046 010146 010246 010346 010446 013567 014346 013567 000520 014344 010546 012705 177777 000240 004577 116556 077064 000540 010001 000240 004577 116544 077066 010002 016103 000004 000560 016204 000004 156764 014274 000001 156763 014270 000001 000600 006367 014260 006367 014254 006367 014250 006367 014246 000620 006367 014242 006367 014236 052767 000004 014226 052767 000640 000004 014222 116103 000002 116204 000002 042703 177600 000660 042704 177600 006303 006304 062703 000004 062704 000004 000700 060103 060204 011367 013566 000240 004577 116322 076476 000720 000240 132710 000014 001417 004767 177044 016767 013536 000740 014122 105370 000004 004767 175426 056777 014110 014126 000760 105271 000004 000403 056710 014072 005005 005000 011367 000000 013474 011467 013472 004767 002552 103441 011367 013460 000020 011467 013452 004767 002534 103422 000240 004577 116200 000040 076476 056710 014020 052771 100000 000004 052772 100000 000060 000004 105371 000004 105372 000004 000241 000410 016767 000100 013376 013372 012701 000001 004767 002522 000261 103046 000120 005705 001433 042771 137400 000004 042772 137400 000004 000140 016767 013720 013330 004767 176626 010102 016767 013320 000160 013314 004767 175212 011467 013672 000240 004577 116040 000200 077064 042710 177775 000261 000411 011367 013646 000240 000220 004577 116014 077064 042710 177775 000261 012605 012604 000240 012603 012602 012601 012600 000205 000000 000000 000000 000260 000000 000000 00.0000 000000 000000 000000 000000 000000 000300 116767 116356 000344 004577 116032 000004 110067 000272 000320 116767 116336 000326 000240 004577 115760 063612 010004 000340 017467 000004 000252 004577 115772 000004 110067 000234 000360 116767 116276 000270 000240 004577 115720 063614 010003 000400 017367 000004 000214 004577 115734 063612 063614 017467 000420 000004 000200 017367 000004 000174 000240 004577 115600 000440 000000 010002 000240 004577 115566 000000 010001 011267 000460 000146 011167 000144 004577 115656 063614 116767 116162 000500 000156 017467 000004 000124 017367 000004 000120 011267 000520 000122 011367 000120 004577 115612 0000l0 110067 000056 000540 000240 004577 115546 063616 010004 017467 000004 000060 000560 116767 116077 000074 004577 115556 063616 116767 116063 000600 000062 017467 000004 000032 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 00θ640 000000 000000 000000 00-0000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 010546 010446 010046 010146 105700 001404 132773 000177 000720 000004 001566 116301 000002 001563 006301 060301 062701 000740 000004 005702 100433 012700 000006 060300 004767 000334 000760 103547 032766 100000 000002 001410 020001 001004 012700 000000 000006 060300 000402 062700 000002 010004 132763 000100 000020 000003 001426 012705 000006 060305 000423 132763 000200 000040 000003 001404 012704 000006 060304 000412 016300 000004 000060 116004 000001 042704 177600 006304 060304 062704 000004 000100 010405 005002 011400 074200 032700 100000 001053 010046 000120 011467 012762 042767 100000 012754 004577 115102 077106 000140 010067 012742 012600 122766 000020 000002 001005 132777 000160 000020 012722 001405 001026 136677 000002 012710 001022 000200 132763 000200 000003 001411 016302 000004 010405 160305 000220 162705 000004 006205 110562 000001 011402 042702 100000 000240 000241 000417 062704 000002 020104 002003 012704 000006 000260 060304 020405 001307 005702 001003 012702 100000 000702 000300 000261 012601 012600 012604 012605 000207 010346 012003 000320 042703 140000 020203 001405 020001 003771 005000 000261 000340 000403 162700 000002 000241 012603 000207 000240 012767 000360 002272 114416 000207 012667 012412 012605 012604 012603 000400 012602 012601 012600 000177 012372 012667 012366 010046 000420 010146 010246 010346 010446 010546 000177 012346 010046 000440 012700 000120 012120 012120 012120 012120 012120 012600 000460 000207 010446 010346 010246 010146 112504 032704 000100 000500 001402 112567 012402 032704 000040 001002 005001 000404 000520 112501 042701 177740 006301 010103 116167 065236 113353 000540 032704 000020 001422 116501 177777 042701 177437 006201 000560 006201 006201 006201 020127 000004 101404 056167 065156 000600 113314 000403 116167 065156 113301 032704 000006 001403 000620 112567 113270 000402 105067 113262 032704 000004 001003 000640 152767 000077 113246 032704 000200 001404 042700 177700 000660 150067 113230 032705 000001 001401 005205 013567 113210 000700 032704 000010 001413 012502 032763 040000 065110 001403 000720 011267 113170 000402 011267 113164 000403 056367 065170 000740 113154 032704 000001 001412 012501 032763 010000 065110 000760 001403 111167 113132 000402 004767 177442 026767 113113 000000 000154 001404 026767 113103 000146 001002 104551 000401 000020 000241 010546 012705 000110 103416 005203 116302 065110 000040 010203 042702 177770 010246 006316 062716 065304 017616 000060 000000 004736 000403 116767 113017 011466 012605 012601 000100 012602 012603 012604 000205 000004 000001 000002 000004 000120 000003 000005 000400 000004 001400 001400 141000 041000 000140 001000 001000 000006 000004 020007 000002 000000 000012 000160 000013 000015 000011 000011 002000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 002000 000000 000000 000000 000011 000240 000011 000011 000011 000011 000011 000014 000011 000005 000260 000005 000005 000007 000007 000005 000011 000011 000011 000300 000006 000011 065434 065340 065352 065314 112767 000002 000320 112570 104550 032703 100000 001402 012700 000140 000207 000340 112767 000001 112544 104550 000207 010146 112767 000002 000360 112530 016700 112522 042700 177700 000300 062700 000400 000400 010067 112507 104550 116700 112526 042700 177400 016701 000420 112521 042701 000277 050100 012601 000207 010046 032704 000440 000100 001407 000240 004577 113566 000110 116760 011430 000460 000001 032704 000001 001422 032703 000020 001404 012767 000500 000004 112406 000412 016702 112406 042702 177760 062702 000520 000022 006202 006202 110267 112360 000403 112767 000003 000540 112350 032703 000040 001403 032704 000004 001401 104550 000560 012600 000207 010546 004767 002774 103411 012767 000002 000600 010670 050067 010664 012705 076472 104545 000406 016767 000620 010654 010740 016767 010650 010734 012605 000207 010546 000640 012767 000001 010624 050067 010620 012705 076472 104545 000660 103421 005701 001417 116767 010610 010600 016767 010604 000700 010576 012767 000003 010562 050067 010556 104545 103402 000720 004767 002552 012605 000207 010046 010146 010246 010346 000740 010446 010546 016703 010530 0103.02 042703 174377 000303 000760 042702 177400 012704 177777 017701 113006 012705 076472 000000 005301 112767 000000 010465 000405 126701 010457 001467 000020 105267 010451 112767 000000 010442 000406 126727 010434 000040 000277 001452 105267 010424 012767 000005 010414 050067 000060 010410 104545 000240 103435 120267 010410 001032 012767 000100 000006 010366 050067 010362 104545 000240 103422 120367 000120 010361 001017 012767 000004 010340 050067 010334 104545 000140 000240 103407 005004 116767 010323 010323 116767 010324 000160 010314 005704 001401 000722 005704 001401 000706 005766 000200 000010 001416 005704 001014 012767 000002 010254 050067 000220 010250 104545 103403 004767 002244 000402 012704 177777 000240 006004 012605 012604 012603 012602 012601 012600 000207 000260 010046 010146 010246 012746 177777 013567 010200 013502 000300 012700 000200 012701 000001 004767 177322 103410 026702 000320 010156 001402 016746 010150 004767 177302 000767 012667 000340 010136 065564 012667 010130 000774 000241 012602 012601 000360 012600 000205 010146 010246 010346 010446 012700 000004 000400 013567 010072 012502 020227 177777 001401 011202 013503 000420 005004 004767 000504 012604 012603 012602 012601 000205 000440 010146 010246 010346 010446 012700 000020 013567 010016 000460 012502 020227 177777 001401 011202 013503 005004 004767 000500 000430 012604 012603 012602 012601 000205 010146 010246 000520 010346 010446 012700 000004 013567 007742 012502 020227 000540 177777 001401 011202 013503 012704 000200 004767 000352 000560 012604 012603 012602 012601 000205 010146 010246 010346 000600 010446 012700 000020 013567 007664 012502 020227 177777 000620 001401 011202 013503 012704 000200 004767 000274 012604 000640 012603 012602 012601 000205 010046 005000 013567 007616 000660 013567 007614 004767 176674 012600 000205 010046 012700 000700 000200 013567 007570 013567 007566 004767 176646 012600 000720 000205 010146 012701 000001 004767 176702 103416 016767 000740 007542 007534 116767 007532 007522 005700 001003 012700 000760 000200 000401 005000 004767 176572 016700 007502 012601 000000 000207 005000 013567 007466 004767 177706 000205 012700 000020 000200 013567 007450 004767 177670 000205 010146 012701 000040 000001 004767 176662 103410 005700 001003 012700 000200 000060 000401 005000 004767 176474 016700 007402 012601 000207 000100 005000 013567 007372 004767 177722 000205 012700 000200 000120 013667 007354 004767 177704 000205 010546 010146 010046 000140 012701 177777 012705 177776 004767 174524 103425 020502 000160 001423 010267 007312 010400 004767 176370 103403 005001 000200 000261 000411 020527 177776 001003 010205 052716 100000 000220 011600 004767 174452 000752 005700 001005 005067 007324 000240 005067 007322 000410 005767 007312 001003 010367 007276 000260 000402 010367 007272 006001 012600 012601 012605 000207 000300 010146 005000 012701 000001 013567 007162 004767 176316 000320 016700 007160 012601 000205 010146 012700 000200 012701 000340 000001 013567 007130 004767 176264 016700 007126 012601 000360 000205 010146 005000 012701 000001 013567 007102 004767 000400 176326 016700 007076 012601 000205 010146 012700 000200 000420 012701 000001 013567 007050 004767 176274 016700 007044 000440 012601 000205 010146 005000 005001 013567 007020 004767 000460 176154 016700 007016 012601 000205 010146 012700 000200 000500 005001 013567 006770 004767 176124 016700 006766 012601 000520 000205 010146 005000 005001 013567 006744 004767 176170 000540 016700 006740 012601 000205 010146 012700 000200 005001 000560 013567 006714 004767 176140 016700 006710 012601 000205 000600 010446 010346 010246 010146 013567 006662 112500 112504 000620 042700 177400 042704 177400 017067 076142 007240 004577 000640 111464 077076 010003 012700 000004 012702 177777 004767 000660 177250 103437 005704 001003 012700 000200 000401 005000 000700 016767 006572 006572 010267 006564 004767 175646 103012 000720 016767 006552 006552 010400 012701 000001 004767 175676 000740 000261 000407 152777 000004 007134 105373 000004 016700000760 006514 103016 005767 006574 001006 005067 006560 116567 000000 177776 006540 000405 005067 006546 116567 177776 006540 000020 012601 012602 012603 012604 000205 013500 006300 016067 000040 001616 007030 000240 004577 111254 077074 000205 010146 000060 010246 013567 006410 112502 112500 012701 000001 042702 000100 177400 042700 177400 004767 175524 103416 005700 001003 000120 012700 000200 000401 005000 016767 006350 006340 004767 000140 175474 103402 016700 006326 012601 012602 000205 010146 000160 013500 004767 172212 012601 000205 010046 013567 006276 000200 012500 005760 076254 001403 004767 000034 000402 004767 000220 000104 012600 000205 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000207 063300 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 010046 010246 010346 010446 017067 000340 076152 006532 000240 004577 110754 077076 010003 005000 000360 012702 177777 005004 004767 176540 103006 016767 006476 000400 006146 005067 006152 000261 012604 012603 012602 012600 000420 000207 005046 112516 060016 117616 000000 122526 001402 000440 000264 000401 000244 000205 012546 060016 117616 000000 000460 142516 122526 001402 000264 000401 000244 000205 010046 000500 010146 010246 010346 004767 000236 116702 005756 042702 000520 177400 010203 006202 006202 006202 060200 060201 042703 000540 177760 006303 046310 000236 046311 000236 012603 012602 000560 012601 012600 000207 010046 010146 010246 010346 010446 000600 010546 004767 000142 012703 000000 000405 020327 000036 000620 001443 062703 000002 012002 052102 012705 177777 020227 000640 177777 001427 012704 000000 000405 020427 000036 001405 000660 062704 000002 006002 103001 000770 056440 000236 056441 000700 000236 006204 006303 006303 006303 060403 010367 005554 000720 005005 005705 001401 000732 006005 012605 012604 012603 000740 012602 012601 012600 000207 016700 005522 016701 005520 000760 042700 174377 042701 174377 006200 006200 006201 006201

000000 062700 000002 062701 .000042 0b6700 107766 066701 107762 000020 000207 016605 000004 010361 000056 116561 0000l0 000060 000040 126527 000011 000001 001002 117500 000012 016503 000002 000060 112361 000044 112361 000045 112361 000046 112361 000047 000100 112361 000050 112361 000051 112361 000052 112361 000053 000120 117505 000004 136127 000041 000100 001405 105700 001003 000140 004767 001224 000402 062700 000004 060500 004767 004670 000160 160500 005200 020427 000017 001403 020427 000014 001001

000200 005305 126127 000060 177777 001007 004767 001114 004767

000220 004340 004767 000322 000402 004767 000150 000207 006304

000240 006304 066704 107520 031427 010000 001414 026105 000062

000260 001002 005274 000002 105714 100005 111404 042704 177600

000300 004767 177732 000207 105261 000062 111304 042704 177600

000320 010402 131327 000200 001402 004767 177702 005003 005702

000340 101404 066703 110062 005302 000772 066703 107414 066103

000360 000056 111300 004767 004446 010003 004767 004052 016100

000400 000054 000207 010061 000054 005200 004767 004432 004767

000420 004140 066703 107332 004767 177654 020227 060000 001041

000440 020527 000002 103436 004767 000660 004767 004104 066703

000460 107300 004767 177620 020227 060000 001023 020527 000003

000500 103420 026727 107256 177777 001414 004767 000614 010403

000520 004767 004324 050304 004767 004030 066703 107226 004767

000540 177544 004767 000432 000207 010246 16bl05 000062 005705

000560 001465 066100 000062 105261 000064 020527 000001 001004

000600 005200 004767 004242 000404 004767 000516 005261 000064

000620 004767 003736 006303 066703 107144 111361 000110 010361

000640 000114 011302 006202 006202 006202 006202 042702 177760

000660 011303 042703 177760 066103 000112 005702 001007 020361

000700 000004 103004 152761 000002 000113 000410 066102 000112

000720 020261 000004 103003 152761 000002 000113 012602 000207

000740 010346 020227 050000 103003 020227 010000 001002 116303

000760 000002 020227 010000 001064 026105 000062 001455 010304 000000 042703 177417 005703 001004 042704 177760 010403 000404

000020 006203 006203 006203 006203 020305 001032 004767 003210

000040 005713 100416 062701 000042 012704 000021 010246 004767

000060 003452 011300 004767 002746 012602 162701 000042 000407

000100 011300 042700 100000 004767 003724 004767 003332 000403

000120 142761 000001 000113 000403 142761 000001 000113 000410

000140 020227 020000 001005 026105 000062 001402 004767 177370

000160 020227 050000 001003 116361 000003 000106 012603 000207

000200 105261 000113 020227 060000 001020 026127 000060 000001

000220 001012 111300 042700 177400 004767 003602 004767 003210

000240 016100 000054 000402 105361 000113 004767 003444 004767

000260 177456 020227 050000 103003 020227 010000 001003 116361

000300 000002 000110 000302 006202 006202 006202 006202 005302

000320 006302 156261 072452 000107 000207 005200 004767 003510

000340 010403 006303 006303 006303 006303 062700 000002 004767

000360 003466 050304 005300 000207 016103 000024 016361 0000l0

000400 000042 116302 000004 042702 177760 030227 0000l0 001405

000420 042702 0000l0 062700 000004 000406 010261 000066 060205

000440 162702 000004 005402 060200 000207 000001 000002 000004

000460 000010 000020 000040 000100 000200 000400 001000 002000

000500 004000 010000 020000 040000 100000 010546 062716 000012 000520 126527 000011 000001 001002 062716 000002 162706 000014 000540 010600 011520 016520 000002 016520 000004 016520 000006 000560 016520 0000l0 016520 000012 010605 010146 010246 010346 000600 010446 010546 017500 000000 016501 000006 012704 000047 000620 004767 002710 004767 002206 010046 016605 000002 005700 000640 001003 103402 004767 176152 012600 012605 012604 012603 000660 012602 012601 062706 000014 012605 000205 010146 010246 000700 010346 010446 013502 004767 003056 010200 012604 012603 000720 012602 012601 000241 000205 010046 004767 171454 012501 000740 011101 012502 006302 066702 106000 011266 000014 032712

000760 100000 001404 032712 040000 001053 000436 116203 000001 000000 042703 177760 006303 066703 105742 011303 116100 000001 000020 042700 177401 006300 062701 000002 005700 001413 066700 000040 105676 010001 011202 042702 147777 022702 020000 001402 000060 062701 000002 030311 001414 004767 171272 062705 000004 000100 122716 000000 001401 111600 062706 000002 000241 000413 000120 004767 171242 062705 000004 122716 000000 001401 111600 000140 062706 000002 000261 000205 010146 010246 010346 010446 000160 013500 012501 010546 012704 000021 004767 002336 004767 000200 001634 012605 012604 012603 012602 012601 000205 013500 000220 010146 010246 010346 010446 010546 052700 100000 004767 000240 001574 012605 012604 012603 012602 012601 000205 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000207 013500 004767 002466 000205 010446 013504 010546 000360 004767 002532 010400 012605 012604 000241 000205 010546 000400 042705 177400 110561 000026 006305 006305 066705 105276 000420 010561 000022 011503 042703 177177 006303 000303 062703 000440 000004 006303 156361 072452 000037 012503 042703 177600 000460 111561 000030 142761 000340 000030 012605 000207 010446 000500 000305 042705 177400 006305 010500 066705 105202 112761 000520 000005 000033 011561 000034 132527 000360 001020 131527 000540 000017 001004 112761 000003 000033 000411 111504 006304 000560 006304 006304 006304 150461 000034 105361 000033 066700 000600 105120 011005 010504 026115 000000 001403 062705 000002 000620 000772 160405 006205 004767 001632 006304 006304 006304 000640 006304 000304 126127 000033 000005 001006 110461 000036 000660 000304 150461 000035 000421 126127 000033 000004 001010 000700 000304 006204 006204 006204 006204 110461 000035 000405 000720 110461 000035 000304 150461 000034 012604 000207 030527 000740 040000 001002 005003 000402 012703 000001 006305 006305 000760 066705 104756 000241 005715 100012 031527 04 000 001007 000000 012561 000002 042761 100000 000002 000261 000421 031527

000020 001000 001416 031527 002000 001013 012504 042704 001000

000040 006304 006304 006304 066704 104672 010461 000014 000261

000060 103011 152761 000040 000041 011505 004767 177300 004767

000100 177374 000423 031527 177000 001012 152761 000040 000041

000120 012502 011505 004767 177246 004767 177342 000403 004767

000140 000524 011502 005205 004767 000404 000207 005000 105705

000160 001044 000305 110561 000031 120527 000003 001010 152761

000200 000200 000041 012705 000000 004767 177162 000425 120527

000220 000013 001403 120527 000015 001004 012700 177777 000241

000240 000413 120527 000014 001403 120.527 000016 001004 012700

000260 077777 000241 000401 000261 000411 152761 000040 000041

000300 004767 177072 004767 177166 005000 000241 000207 026127

000320 000012 000377 101003 152761 000002 000037 026127 000012

000340 000377 101407 026127 000012 000777 101003 152761 000001

000360 000037 026127 000012 000777 101407 026127 000012 002377

000400 101003 152761 000004 000037 000207 031227 140000 001020

000420 152761 000001 000041 011204 006204 006204 006204 006204

000440 006204 006204 142704 000001 066704 104262 111461 000032

000460 062702 000004 011261 000006 000207 005765 000002 100013

000500 036527 000002 040000 001407 016561 000002 000020 042761

000520 140000 000020 000413 016502 000002 042702 003000 004767

000540 001226 010261 000020 152761 000002 000041 000207 132761

000560 000040 000041 001027 042702 177400 111561 000027 111504

000600 004767 001312 010461 000024 112403 042703 177774 005303

000620 006303 156361 072452 000040 062704 000005 111403 006203

000640 042703 177600 010261 000012 004767 001114 010261 000010

000660 004767 177526 000207 152761 000100 000041 005715 100021

000700 031527 040000 001416 012561 000016 042761 140000 000016

000720 005703 001004 016161 000016 000020 000402 004767 177532

000740 000435 031527 002000 001430 031527 001000 001425 012502

000760 042702 003000 004767 001000 010261 000020 005703 001011 000000 010261 000016 152761 000002 000041 152761 000020 000040

000020 000402 004767 177444 000402 062705 000002 000207 010002

000040 042702 174377 000302 006302 066702 103640 005712 001012

000060 005700 100406 152761 000004 000041 152761 000010 000041

000100 000261 000461 010005 042705 177477 006205 006205 006205

000120 006205 061205 005715 001012 005700 100406 152761 000004

000140 000041 152761 000010 000041 000261 000435 010002 042702

000160 177700 006302 005700 100004 010200 062500 000241 000423

000200 010061 000000 010261 000004 062561 000004 061502 011205

000220 005705 100403 004767 176724 000406 004767 176500 004767

000240 177054 005000 000241 000207 010246 005200 004767 000570

000260 010403 012746 000003 020527 000003 001426 062700 000002

000300 004767 000544 005300 000304 060403 005216 020527 000005

000320 001013 062700 000002 004767 000516 005300 006304 006304

000340 006304 006304 060403 005216 011661 000064 004767 000342

000360 016705 103334 020315 001403 062705 000002 000773 166705

000400 103316 066705 103314 062600 004767 000434 010403 004767

000420 000425 006304 006304 006304 006304 060304 004767 000122

000440 006303 061503 012602 000207 010061 000104 011002 042702

000460 007777 000207 012700 000012 005004 020500 002403 160005

000500 005204 000773 005704 001001 010004 005705 001001 010005

000520 006305 006305 006305 006305 050504 000207 010146 012702

000540 000001 000403 020204 001403 005202 005021 000773 012601

000560 000207 010146 010546 005003 012701 000001 000404 020127

000600 000003 001444 005201 005005 012702 000001 000404 020227

000620 000004 001404 005202 006204 006005 000771 000305 006205

000640 006205 006205 006205 120527 000012 001002 005005 000415

000660 020127 000002 001002 004767 000130 020127 000003 001004

000700 004767 000116 004767 000112 060503 000731 012605 012601

000720 000207 105761 000064 001004 116161 000062 000112 000403

000740 116161 000064 000112 166161 000066 000112 105761 000112 000760 100002 005061 000112 000207 010546 110205 000302 042702'

000000 177400 006302 066702 102720 006305 061205 011502 012605 000020 000207 006305 010502 006302 006302 060205 000207 006300 000040 006300 066700 102726 000207 010002 162702 000001 006202 000060 060102 062702 000042 111204 030027 000001 001004 006204 000100 006204 006204 006204 042704 177760 005300 000207 042704 000120 177400 006304 006304 006304 006304 006304 066704 102564 000140 000207 001542 001544 001546 001550 001566 001566 001560 000160 001556 001554 001552 001564 001562 001576 001574 001574 000200 001572 001572 001572 001602 001566 001610 001606 001570 000220 001602 001600 001600 001600 001614 001612 001604 001572 000240 001572 001572 001572 001562 001562 001562 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 102000 000000 000000 000360 000000 000000 001000 000002 001403 000000 000400 000401 000400 000001 000400 002001 001004 101003 000001 000000 076422 000420 076446 177777 177777 177777 177777 177777 17777.7 177777 000440 177777 177777 177777 177777 177777 177777 177777 177777 000460 177777 177777 177777 177777 177777 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 00.0400 002002 010010 040040 000200 076644 076654 000620 076664 076674 076704 076714 076724 076734 076744 076754 000640 076764 076774 000202 000007 000000 000000 000005 000006 000660 000000 000000 020233 000005 000000 000000 000203 000005 000700 000000 000000 000203 000005 000000 000000 000005 000006 000720 000000 000000 000005 000006 000000 000000 000005 000006 000740 000000 000000 000005 000006 000000 000000 000202 000007 000760 000000 000000 000005 000006 000000 000000 000005 000006

000000 000000 000000 000000 177777 177777 177777 177777 177777 000020 177777 177777 177777 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000010 000120 000010 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 020000 000000 000137 000137 000020 000050 000002 000115 000005 000033 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000003 000004 000000 000220 000000 000000 000000 000000 057206 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 054523 000000 054523 000000 054523 000000 054523 000000 000020 044524 000000 046 1 03 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000

000260 000000 000000 000000 000000 000000 000000 000000 000000

000300 000000 000000 000000 000000 000000 000000 000000 000000

000320 000000 000000 000000 000000 000000 000000 000000 000000

000340 000000 000000 000000 000000 000000 000000 000000 000000

000360 000000 000000 000000 000000 000000 000000 000000 000000

000400 000000 000000 000000 000000 000000 000000 000000 000000

000420 000000 000000 000000 000000 000000 000000 000000 000000

000440 000000 000000 000000 000000 000000 000000 000000 000000

000460 000000 000000 000000 000000 000000 000000 000000 000000

000500 000000 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 105067 100131 000240 005067 102462 005067 102460 012767

000020 177777 101642 012767 177777 101752 012767 177777 102062

000040 012767 177777 102432 012767 177777 102426 012767 177777

000060 102422 022767 177777 100042 001012 105767 100036 001403

000100 004777 101274 000402 004777 101264 000167 001124 105767

000120 100013 001402 000167 001112 016767 077776 102342 122767

000140 000001 077770 001006 000240 004577 101060 000132 001666

000160 000457 132767 000360 077750 001053 000240 004577 101040

000200 000132 000240 132710 000040 000240 001032 126727 077716

000220 000005 001415 122767 000007 077704 001411 000240 004577

000240 100774 000132 000141 000140 001666 000000 000421 000240

000260 004577 100752 000132 000141 000140 001666 00000l 000410

000300 000240 004577 100730 000132 000141 000140 001666 000377

000320 103005 012767 002110 102146 000167 000656 005700 001540

000340 000240 016705 101120 016501 000004 000240 132711 000040

000360 000240 001126 005700 100412 000240 004577 100674 000132

000400 010067 102074 016767 102070 012270 000411 000240 004577

000420 100652 000132 010067 102052 016767 102046 012244 016767

000440 077470 102040 122767 000001 077462 001006 000240 004577

000460 100552 112702 001666 000457 132767 000360 077442 001060

000500 000240 004577 100532 112702 000240 132710 000040 000240

000520 001032 122767 000005 077406 001415 126727 077400 000007

000540 001411 000240 004577 100466 112702 000141 000140 001666

000560 000000 000421 000240 004577 100444 112702 000141 000140

000600 001666 000001 000410 000240 004577 100422 112702 000141

000620 000140 001666 000377 103004 012767 002110 101640 000570

000640 000240 004577 100372 000132 116067 00000l 0.12026 126767

000660 012022 002620 101123 116700 012012 006300 010067 011772

000700 066700 002602 011067 011764 001515 116700 077220 001516

000720 005300 006300 066700 011744 010067 011742 020067 002554

000740 103521 020067 002550 101116 011067 011724 001503 066767 000760 002524 011706 116767 011714 011713 126767 011707 002504 000000 001415 062161 000002 011662 005777 011656 001003 105267 000020 011663 000763 026777 011646 011640 002060 000240 016705 000040 100424 016500 000004 000240 132710 000200 000240 001416 000060 122767 000003 077050 001012 004577 100310 000000 010067 000100 011604 000240 004577 100276 000132 112706 016704 100346 000120 000240 016403 000004 004777 011546 000432 012767 002102 000140 101334 000423 012767 002103 101324 000417 012767 002104 000160 101314 000413 012767 002105 101304 000407 012767 002106 000200 101274 000403 012767 002107 101264 012767 000006 101254 000220 005767 101250 001004 005767 101244 001001 000402 004767 000240 005770 004767 011524 000207 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 132764 00000l 000113 001012 132764 000200 000041 001116 000320 004577 077724 000650 000132 112706 000521 016400 000104 000340 132764 000004 000107 001406 016067 000002 011330 004767 000360 005112 000505 132764 00000l 000107 001403 004767 005332 000400 000476 132764 000002 000107 001413 116067 000003 011312 000420 004577 077700 112732 010067 011260 004767 076342 000457 000440 132764 000020 000107 001406 116067 000003 011267 004767 000460 004354 000445 132764 000200 000041 001003 004767 000100 000500 000436 004577 077546 002500 000024 103005 004577 077530 000520 003240 002500 000424 004577 077516 025340 000020 002500 000540 004577 077640 000013 010067 011136 000405 004577 077624 000560 000012 010067 011122 004577 077614 000132 112710 000207 000600 010405 004577 077504 000000 000600 001431 004577 077472 000620 000001 001760 001420 012767 001340 100646 004577 077376 000640 002502 000141 000140 002004 000000 016705 077612 016167 000660 000016 011022 000461 016067 000002 011012 000455 004577 000700 077410 000000 001200 001027 004577 077376 000000 001600 000720 001025 004577 077364 000000 003600 001023 004577 077352 000740 000000 002200 001021 004577 077340 000000 002600 001017 000760 004767 006432 000423 004767 006214 000420 004767 006176

000000 000415 004767 006210 000412 004767 006302 000407 004577 000020 077362 000024 010067 010656 004767 004440 000207 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 010405 010400 004577 077222 003430 001410 004577 077264 000120 000016 010067 010560 004767 004342 000514 010400 004577 000140 077170 005030 001436 012700 000004 016401 000014 012702 000160 000140 004767 005526 004577 077044 000132 000141 000140 000200 001666 000000 016705 077256 016500 000104 116067 000003 000220 010470 004577 077076 112712 010067 010456 004767 075540 000240 000451 010400 004577 077062 004030 001004 016067 000006 000260 100220 000403 016467 000002 100210 004577 076736 002502 000300 002004 012700 000000 D12701 002004 112120 022700 002004 000320 002774 010400 004577 077002 004030 001003 112764 000004 000340 000000 132764 000100 000103 001003 004767 004354 000402 000360 004767 075414 000207 000000 000000 000000 000000 000000 000400 132764 000040 000041 001510 004767 006102 016467 000022 000420 010264 004577 076614 112706 00000l 110067 010306 103061 000440 004577 076576 112706 000005 103063 004577 076576 002500 000460 000000 103002 000167 000374 132764 000040 000037 001410 000500 004577 076544 001350 00000l 002500 112756 000167 000356 000520 004577 076526 002500 100000 010067 077750 103416 004577 000540 076506 001750 00000l 002500 112756 004577 076472 001770 000560 000041 002504 112756 000167 000304 004577 076S00 000132 000600 000531 004577 076514 112744 004767 176764 000167 000256 000620 004767 177254 000167 000246 016700 010052 001102 016700 000640 010044 004577 076444 000005 000370 001111 016700 010026 000660 004577 076426 000003 005361 001401 000240 016700 010006 000700 004577 076406 000003 040217 001013 004577 076334 002500 000720 100004 103460 004577 076320 011764 017101 002500 000457 000740 016700 007742 004577 076342 000003 030217 103423 004577 000760 076270 002500 100000 010067 077512 103434 004577 076250 000000 011360 000100 002500 004577 076236 011370 000041 002504

000020 112760 000425 004577 076220 010774 017041 002500 112756 000040 000416 004577 076202 002360 000100 002500 000410 004577 000060 076214 000132 004577 076160 003240 002500 000400 000207 000100 004577 076166 000132 010067 077366 004577 076122 002500 000120 010001 132711 000200 001005 004577 076114 000240 000132 000140 000442 004577 076130 000132 004577 076124 002500 004577 000160 076222 000020 010067 007516 004577 076212 002500 112706 000200 103406 004577 076042 050744 017420 002500 000405 004577 000220 076026 047744 011020 002500 004577 076014 020740 000016 000240 000132 142713 000020 000207 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 116700 074635 042700 177760 022700 000012 001001 005000 000320 042700 177770 116000 103406 016703 075446 012301 010302 000340 006301 006301 006301 006301 006301 060301 012723 177777 000360 020301 002774 040062 000013 040062 000033 040062 000053 000400 040062 000073 000207 000400 003403 013417 037437 000000 000420 000000 000240 000207 000032 000024 103434 105352 105324 000440 105326 105330 105332 105342 105346 105344 105350 105340 000460 106132 105316 106034 105312 105334 105320 106324 106330 000500 000000 106334 010203 103520 000472 000020 104126 105312 000520 104126 104144 104152 104174 104216 104224 104232 104240 000540 104246 104264 104302 104324 104336 104360 104376 000000 000560 000000 104406 104424 104442 104460 104502 104520 000000 000600 000000 000000 000000 000000 000000 104542 104556 104570 000620 104602 104614 104624 104632 104642 104652 104660 104670 000640 000000 000000 104700 104706 000000 104716 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 105064 105074 105102 000740 000000 105110 105120 000000 105126 105134 000000 105146 000760 000000 105154 105162 000000 000000 000000 000000 000000 000000 000000 000000 105170 105200 105222 000000 105236 000000 000020 000000 000000 000000 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 105262 105270 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 105302 106404 103300 111304 102400 000000 000140 111312 110566 110702 106352 106336 106404 000000 111004 000160 000000 000000 110740 000000 000000 110716 106404 000000 000200 111234 000000 000000 111134 000000 000000 111020 1 10702 000220 000000 111304 110702 106352 106336 102400 111312 111304 000240 110702 106352 106336 106404 000000 111336 101300 101300 000260 111326 101300 106404 000000 111416 101300 101300 111344 000300 101300 106404 000000 111526 101300 101300 000000 000000 000320 000000 111460 106404 000000 000000 000000 000000 106404 000340 000000 000000 101300 101300 000000 101300 000000 111572 000360 106404 000000 000000 000000 000000 000000 000000 000000 000400 000000 110606 102400 106404 000000 000000 000000 000000 000420 000000 101300 106404 000000 000000 000000 000000 000000 000440 101300 106404 000000 000000 000000 000000 000000 000000 000460 106404 000000 000000 000000 000000 000000 000000 000000 000500 000000 106404 000000 000000 000000 000000 000000 101300 000520 106404 000000 000000 000000 000000 000000 000000 000000 000540 000000 110702 111652 106336 000000 000000 106404 106404 000560 103100 111674 111754 111754 000000 000000 111674 111754 000600 111754 106404 000000 112136 000000 000000 106404 000000 000620 00.0000 111304 102400 112230 111304 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 110702 111652 106336 000000 000000 000000 000000 000000 000720 111304 000000 102400 106404 000000 000000 000000 000000 000740 000000 000000 106404 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000

000020 000000 000000 000000 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 106404 000000 000000 000000 106404 000000 000100 000000 106404 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 112240 106404 000000 000140 000000 000000 000000 106404 112300 112240 106404 112354 000160 112240 106404 112430 112240 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 106404 000000 112516 000000 112600 000000 112554 0Q0300 112554 000000 000000 000000 112624 000240 000207 000207 000320 000240 000207 000207 000207 000207 000207 000240 000207 000340 000207 000207 000207 000207 000207 005067 005330 000240 000360 116467 000112 005320 142767 000360 005312 126767 005306 000400 072536 001062 005267 005276 042767 00000l 005270 062767 000420 000002 00S262 052767 020000 005254 000240 004577 073614 000440 002500 000000 000240 103432 026767 072456 075022 001416 000460 000240 004577 073562 001750 00000l 000132 112706 000240 000500 004577 073544 001740 000000 002500 000541 000240 004577 000520 073526 001350 00000l 000132 112706 000531 000240 004577 000540 073506 003240 000132 000523 116700 005132 005200 042700 000560 000001 006200 116001 000141 042701 177760 116101 106020 000600 116000 000141 006200 006200 006200 006200 042700 177760 000620 022700 000012 001001 005000 060001 020167 175560 101007 000640 006301 016167 103420 005036 001402 004777 005030 026767 000660 072250 074614 001423 000240 004577 073434 002500 000000 000700 010067 074600 000240 004577 073336 000360 000107 002504 000720 000240 004577 073322 000240 002500 000405 000240 004577 000740 073306 040260 002500 000240 004577 073300 002500 000022 000760 000240 103407 000240 004577 073256 016740 000020 002500

000000 000406 000240 004577 073240 003340 000020 002500 000207

000020 005000 017024 031050 043074 055120 000000 000207 010046

000040 126767 004701 175362 101016 116700 004671 042700 177400

000060 006300 066700 175344 011067 004606 001404 012600 004777

000100 004576 000411 012767 002110 074364 012767 000006 074354

000120 000261 012600 000401 000241 000207 000240 132764 000040

000140 000037 000240 001033 000240 004577 073154 002500 000000

000160 010067 074320 000240 004577 073056 000360 000107 002504

000200 000240 004577 073046 002500 000036 000240 103425 000240

000220 004577 073024 067340 000000 002500 000433 000240 004577

000240 073012 002500 000036 000240 103416 000240 004577 072770

000260 067360 000100 002500 000415 000240 004577 072752 003344

000300 011000 002500 000406 000240 004577 072734 003364 011100

000320 002500 000207 000240 000207 000240 000207 000207 004577

000340 072734 000132 004767 000036 000207 004577 072720 000132

000360 004577 072670 000132 000022 004577 072654 016744 012400

000400 000132 000207 000207 132713 000014 001422 142713 000264

000420 142713 000200 010400 004577 072700 002430 001411 010400

000440 004577 072666 003030 001404 016400 000006 105260 000000

000460 004577 072564 000340 000007 000132 000207 132764 000200

000500 000041 001034 004577 072544 002500 000014 103453 152713

000520 000200 004577 072660 002500 112706 103451 026767 071372

000540 073736 001406 004577 072500 050744 017420 002500 000450

000560 004577 072464 050764 017520 000132 000456 004577 072454

000600 002500 000024 103417 004577 072572 000013 010067 004070

000620 004577 072562 002500 112710 004577 072414 025340 000020

000640 002500 000432 004577 072400 003240 000132 000425 026767

000660 071250 073614 001414 004577 072356 047744 011020 002500

000700 004577 072424 000132 000000 004767 177472 000405 004577

000720 072326 047764 011120 000132 000207 016705 071174 166705

000740 073536 001411 004577 072360 000132 000000 004577 072270

000760 101340 000007 002504 016467 000064 003712 004577 072242

000000 112706 000002 110067 003734 103011 016467 000042 073462

000020 004767 000212 103006 004767 000670 000476 004767 172540

000040 000473 132764 000200 000041 001024 010S05 001406 004577

000060 072166 017340 000000 002500 000405 004577 072152 017360'

000100 000100 002500 004577 072140 017350 000005 002502 112746

000120 000443 004577 072256 000004 010067 003554 004577 072246

000140 002500 112710 103016 004577 072124 002500 004577 072120

000160 002500 004577 072110 002502 004767 000260 004767 000400

000200 000413 004577 072042 017340 000020 002500 004577 072030

000220 017350 000005 002502 112746 000207 000000 000207 016401

000240 000046 132711 000014 001077 010400 004577 072054 002472

000260 001420 010400 004577 072042 003072 001413 016467 000052

000300 003410 004577 071754 002500 112712 002502 010067 073162

000320 000404 004577 071742 002500 002502 103442 004577 071726

000340 002502 002500 103432 004577 071702 002500 000014 103422

000360 152711 000024 010400 004577 071740 002472 001411 010400

000400 004577 071726 003072 001404 016400 000052 105360 000000

000420 000241 000413 004577 071646 002502 004577 071642 002500

000440 000261 000264 000402 000244 000261 000207 000240 132713 000460 000014 000240 001432 000240 142713 000064 000240 142713 000500 000200 000240 010400 004577 071620 002430 000240 001415 000520 000240 010400 004577 071602 003030 000240 001406 000240 000540 016400 000006 000240 105260 000000 000207 004577 071516 000560 002500 010067 072714 103403 004577 071502 002502 000207 000600 000240 004577 071466 002500 010067 072670 000240 004577 000620 071506 002504 000000 000240 004577 071444 002504 010067 000640 072640 000207 004577 071364 002502 002004 016705 071610 000660 016500 000004 132710 000014 001410 142710 000264 016705 000700 071566 016500 000006 105260 000000 000207 012122 077002 000720 000207 001027 004577 071324 002500 000004 103451 132764 000740 000200 000041 001075 010505 001406 004577 071272 000764 000760 017500 002500 000503 004577 071256 000744 017400 002500 000000 000475 004577 071246 002500 0000l0 103422 132764 000200

000020 000041 001046 010505 001406 004577 071214 002764 017500 000040 002500 000454 004577 071200 002744 017400 002500 000446 000060 132764 000200 000041 001016 010505 001406 004577 071150 000100 003364 011100 002500 000432 004577 071134 003344 011000 000120 002500 000424 004577 071120 003340 000020 002500 000405 000140 004577 071104 002740 000020 002500 004577 071226 000003 000160 010067 002522 004577 071216 002500 112706 000207 000264 000200 004767 177516 000207 000244 004767 177506 000207 004577 000220 071032 002500 000056 010505 103415 001406 004577 071010 000240 003764 017500 002500 000422 004577 070774 003744 017400 000260 002500 000414 001406 004577 070756 003364 011100 002500 000300 000405 004577 070742 003344 011000 002500 000207 004577 000320 070732 002500 000024 010505 103415 001406 004577 070710 000340 025364 017100 002500 000422 004577 070674 025344 017000 000360 002500 000414 001406 004577 070656 003364 011100 002500 000400 000405 004577 070642 003344 011000 002500 000207 004577 000420 070632 002500 000022 010505 103415 001406 004577 070610 000440 016764 012500 002500 000422 004577 070574 016744 012400 000460 002500 000414 001406 004577 070556 003364 011100 002500 000500 000405 004577 070542 003344 011000 002500 000207 132713 000520 000014 001020 152713 000004 010400 004577 070574 002430 000540 001005 010400 004577 070562 003072 001404 016400 000006 000560 105360 000000 000207 004767 177724 004577 070452 007340 000600 000020 000132 000207 132764 000040 000041 001017 016400 000620 000024 004577 070464 000000 000774 001013 004767 177656 000640 004577 070404 026744 002007 000132 000412 004767 175526 000660 000407 004577 070362 000340 000007 000132 004767 176744 000700 000207 004577 070370 000132 004767 171464 000207 004577 000720 070354 000132 004577 070320 004340 000020 000132 000207 000740 004577 070332 000132 010405 016467 000022 001732 004577 000760 070260 112710 000006 103403 004167 171104 000402 004767 000000 177414 000207 004577 070266 000132 004767 175370 000207 000020 004577 070252 002500 026767 067100 071444 001413 004577 000040 070206 004760 000100 002500 004577 070174 004740 000020 000060 000132 000423 004577 070204 002500 010067 071406 004577 000100 070226 002504 000000 004577 070136 004340 000020 002500 000120 004577 070124 101340 000007 002504 000207 004577 070136 000140 002500 010405 004577 070124 002500 010067 071326 004577 000160 070146 002504 000000 016467 000022 001514 004577 070042 000200 112710 000006 103403 004767 170666 000402 004767 177176 000220 004577 070024 101360 000107 002504 000207 004577 070036 000240 000132 004577 070026 000132 010067 071230 004577 070050 000260 002504 000000 004767 175116 004577 067754 101340 000007 000300 002504 000207 004767 175076 000207 004767 177200 005005 000320 004767 176652 000207 010405 004767 177062 000207 004767 000340 175044 000207 004577 067760 000132 000000 005005 004577 000360 067660 112706 000006 001003 004767 177022 000402 004767 000400 170476 004577 067642 101340 000007 002504 000207 004577 000420 067652 000132 010067 071054 004577 067674 002504 000000 000440 004767 174742 004577 067600 101340 000007 002504 000207 000460 004577 067612 000132 004577 067602 000132 010067 071002 000500 004577 067544 005740 000020 000132 004577 067532 005740 000520 000020 002502 000207 004577 067544 000132 004577 067540 000540 000132 010067 070734 004767 176072 004767 174630 004577 000560 067466 000340 000020 002502 000207 004577 067500 002500 000600 004577 067470 000132 010067 070670 004577 067432 006740 000620 000020 002500 004577 067420 006740 000020 002502 004577 000640 067406 006740 000020 000132 000207 004577 067420 000132 000660 004577 067364 002340 000000 000132 000207 004577 067376 000700 000132 004577 067372 000132 010067 070566 004577 067356 000720 002502 004577 067312 002502 142710 000020 004767 174446 000740 004577 067304 020740 000016 002502 000207 004577 067312 000760 000132 010067 070512 004577 067304 0025O0 004577 067320 000000 002500 142713 000020 122767 000005 066122 001406 004577 000020 067226 020360 000100 000132 000405 004577 067212 020340 000040 000000 000132 132713 000200 001424 004577 067156 002500 000060 002004 016705 067402 132765 000200 000041 001001 000411 000100 004577 067300 000011 010067 000574 004577 067270 000132 000120 112706 004577 067122 020340 000000 002500 000207 004767 000140 175412 132713 000200 001420 004577 067060 002502 002004 000160 016705 067304 132765 000200 000041 001013 004577 067050 000200 051344 011000 002502 000405 004577 067034 021344 012400 000220 002502 004767 174160 000207 005005 004767 176160 000207 000240 004577 067032 000132 132764 000040 000041 001006 004577 000260 066766 026744 011007 000132 000402 004767 174110 000207 000300 004577 067100 000021 010067 000374 004577 067070 000132 000320 112706 103406 004577 066720 050744 017420 000132 000405 000340 004577 066704 047744 011020 000132 000207 004577 067024 000360 000014 010067 000320 004577 067014 000132 112706 103406 000400 004577 066644 050744 017420 000132 000405 004577 066630 000420 050744 011020 000132 000207 004577 066750 000017 010067 000440 000244 004577 066740 000132 112706 103413 004577 066574 000460 000132 000014 103406 004577 066556 050744 017420 000132 000500 000405 004577 066542 051344 011000 000132 000207 000240 000520 004577 066552 002500 000240 004577 066514 067754 017405 000540 002500 000000 000240 152713 000024 000207 000240 004577 000560 066466 002340 000000 002500 000540 142713 000020 000207 000600 000240 004577 066442 020740 000016 002500 000240 142713 000620 000020 000207 000240 016400 000006 000240 105260 000000 000640 000240 016400 000004 000240 142710 000264 000240 004577 000660 066366 000340 000020 000132 000207 0.00000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000001 000002 000003 000500 000760 000700 000400 001776 020400 000000 000240 012705 00000l 000000 016701 067474 026701 065122 001412 000240 004577 066214

000020 002500 001666 000240 004577 066206 002500 010003 012704 000040 001666 004767 000172 000240 016405 000006 005705 001405 000060 000240 016402 000012 004767 000314 012705 000002 016701 000L00 067400 002011 026767 065022 067366 001435 016767 065012 000120 067360 016701 065004 000240 004577 066100 002502 001666 000140 012704 001666 000240 004577 066066 002502 010003 004767 000160 000056 000240 016405 000050 005705 001405 000240 016402 000200 000012 004767 000200 012705 000003 016701 067266 100407 000220 000240 004577 066012 002504 010003 004767 000002 000207 000240 012700 113354 012702 104006 104526 116301 00000l 042701 000260 177400 012700 113366 012702 105003 104526 011301 042701 000300 177400 012700 113401 012702 104003 104526 010501 012700 000320 113352 012702 104001 104526 012701 113342 004777 065246 000340 000207 007421 000037 042120 047105 036440 020040 020040 000360 020040 041440 036523 020040 020040 052123 052101 051525 000400 020075 020040 000040 010201 042701 140000 012700 113557 000420 012702 105004 104526 011501 042701 177400 012700 113573 000440 012702 104003 104526 116501 000001 042701 177400 012700 000460 113577 012702 104003 104526 016501 000002 042701 177400 000500 012700 113603 012702 104003 104526 116501 000003 042701 000520 177400 012700 113607 012702 104003 104526 012701 113546 000540 004777 065042 000207 007421 000040 051107 021520 020075 000560 020040 020040 052123 052101 051525 020075 020040 020054 000600 020040 020054 020040 020054 020040 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 060000 000000 000424 000424 000020 000050 000002 000115 000006 000002 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000003 000000 000000 000220 077606 077606 011606 000000 000000 000000 000000 000000 000240 000000 000200 000200 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 054523 000000 054523 000000 054523 000000 054523 000000

000020 044524 000000 046103 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 010546 000200 010562 000200 010546 000200 036070 000340 000020 010546 000200 010532 000200 010546 000200 020362 000200 000040 000000 000200 010466 000200 010516 000200 010546 000200 000060 021656 000200 022372 000200 010546 000200 010546 000200 000100 017012 000200 010546 000200 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 010436 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 040200 010040 002010 000402 000001 000240 000002 000004 000010 000020 000040 000100 000200 000400 000260 001000 002000 004000 010000 020000 040000 100000 000001 000300 010546 000200 010546 000200 000007 000000 000006 000000 000320 000106 000000 000606 000226 000002 000000 024466 004000 000340 000002 000000 000002 000000 000002 000000 000000 000000000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 010452 000200 022372 000200 021656 000200 010546 000200 000420 010546 000200 010546 000200 010546 000200 010546 000200 000440 011754 000200 011762 000200 011770 000200 011776 000200 000460 012004 000200 012012 000200 012020 000200 012026 000200 000500 012034 000200 012042 000200 012050 000200 012056 000200 000520 010546 000200 010546 000200 010546 000200 010546 000200 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 027416 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 000000 000000 000000 000000 000000 000000 000000 000000 000020 000000 000000 000000 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 00 0000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 0 00 0 0 0 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000020 000000 000000 000000 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000

000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000 00 0 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000 000 000000 000000 000000 000000 00 0000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000020 000000 000000 000000 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000005 016706 027260 106746 012746 074066 104511 005067 000020 027236 005067 027264 106427 000000 004767 016774 005737 000040 000162 001402 004767 013642 026767 027204 027204 101017 000060 004767 012034 103413 000240 133727 000135 00000l 001403 000100 004767 010170 000402 004767 016754 000241 000401 000261 000120 103401 000752 026767 027130 027130 103404 012746 001020 000140 104517 000436 005767 025504 001033 026767 027102 027102 000160 103027 012700 033332 104524 010002 012700 033326 104524 000200 012767 00000l 027104 103005 120200 101410 105767 027036 000220 001005 006302 106746 016246 033400 104510 104531 000002 000240 000666 005003 104513 103406 005703 001003 104500 103001 000260 005203 000770 000207 105737 000276 001001 000000 010446 000300 016604 000004 016666 000002 000004 010366 000002 010546 000320 005003 012705 000015 104506 106746 012746 050567 104511 000340 012605 012604 012603 000207 104530 012700 034005 012702 000360 110005 005003 012705 000015 104507 103440 010401 104526 000400 112720 000040 104527 012705 004504 000405 020527 004560 000420 001423 062705 000004 020415 001016 016504 000002 112720 000440 000040 012703 000001 000404 020327 000036 001404 005203 000460 112420 001401 000771 000752 105010 000241 104531 012700 000500 034000 000207 001020 004564 001010 004662 001000 004713 000520 001001 004742 004100 004614 004103 004633 004022 005022 000540 004023 005057 004024 005100 004010 005133 004110 005163 000560 004104 004772 041501 020120 020046 041520 020120 044524 000600 042515 052517 024124 046502 051524 000051 047111 040526 000620 044514 020104 051124 050101 021440 052000 046511 047505 000640 052125 051055 051505 040524 052122 051440 051531 042524 000660 000115 044504 052123 051040 051505 051105 040526 044524 000700 047117 043040 044501 052514 042522 044400 053116 046101 000720 042111 046040 053517 041440 046101 020114 052123 052101 000740 000105 047111 040526 044514 020104 044510 044107 041440

000760 046101 020114 052123 052101 000105 051120 053111 046111 000000 043505 042105 052040 051501 020113 044524 042515 052517

000020 000124 047520 046522 047101 047105 020124 047111 042524

000040 051122 050125 020124 051106 046517 040440 052124 040400

000060 052124 050040 051101 052111 020131 051105 047522 000122

000100 047111 040526 044514 020104 047111 042524 051122 050125

000120 020124 051106 046517 040440 052124 043000 044501 052514 000140 042522 052040 020117 042507 020124 044524 042515 05204 000160 043501 040400 052103 053111 020105 053117 051105 04051 000200 020131 040524 045523 042040 051505 051124 054517 04210 000220 000000 042704 177400 006304 006304 006304 006304 00630 000240 000207 010546 005067 024300 005067 024276 012705 00002 000260 100404 004767 006472 005305 000773 012605 000207 01004 000300 010146 004767 003422 010146 105067 025776 010100 01270 000320 033332 104520 012700 033326 104524 103023 021627 00001 000340 001414 012601 012601 012600 011646 016666 000004 00000 000360 012766 005454 000004 000261 000404 012701 033326 10452 000400 000241 103421 012601 010100 012701 033326 104521 01670 000420 025644 012740 021476 016640 000006 016640 000004 01260 000440 011640 010006 012600 105267 025640 000002 012700 00547 000460 012701 000001 104501 000207 020052 010046 010146 00476 000500 003226 010100 012701 033332 104521 012601 012600 06270 000520 000004 000207 112767 000001 025524 000207 010546 01660 000540 000002 011666 000002 005726 010446 010346 010246 01014 000560 010046 010546 016605 000014 000207 104530 005002 01010 000600 005203 111004 020427 000060 103411 020427 000071 10100 000620 162704 000060 001002 012704 000012 000401 005004 00570 000640 001420 010246 006202 103010 006304 006304 006304 00630 000660 111305 060504 110423 000401 110413 012602 005202 00520 000700 000740 110211 000241 105710 001401 000261 010016 10453 000720 000207 104530 016303 034074 004767 003106 010001 06270 000740 000002 041301 120172 000000 001407 061600 010420 11015 000760 062706 000006 000241 000403 062706 000006 000261 10453 000000 000207 016303 034074 010046 010146 010246 004767 00302 000020 120001 001413 060116 017604 000000 062701 000002 04130 000040 110132 062706 000006 000241 000403 062706 000006 00026 000060 012602 012601 012600 000207 010246 010346 010446 01054 000100 110203 060300 010046 010204 000304 042704 177740 00500 000120 020104 103403 005205 160401 000773 062701 000060 02012 000140 000071 101402 062701 000007 110140 010501 005303 00140 000160 005701 001002 005702 100401 000752 005703 001404 11274 000200 000040 005303 000772 012600 012605 012604 012603 01260 000220 000207 010546 010446 010346 112001 112002 120227 00006 000240 103406 120227 0.00063 101003 120127 000060 001407 01270 000260 000146 000261 012603 012604 012605 000207 042702 17777 000300 006302 006302 006302 112001 120127 000060 103403 12012 000320 000066 101404 012702 000147 000261 000207 042701 17777 000340 060201 012705 055710 005004 010103 004767 000146 00520 000360 103451 004767 000206 103446 006301 010146 006301 00630 000400 060116 004767 000166 103436 062601 020127 000057 10140 000420 012702 000150 000261 000426 020127 000030 103406 03022 000440 000040 001003 004767 000054 000412 020127 000030 10300 000460 030227 000040 001403 004767 000032 000401 000241 10300 000500 012702 000150 103402 042702 000040 050201 012603 01260 000520 012605 000207 120427 000060 103004 122503 001402 00520 000540 000771 020427 000060 001004 012702 000152 000261 00040 000560 010402 000302 006202 006202 006202 000207 112001 16270 000600 000060 020127 000011 101402 000261 000401 000241 00020 000620 010046 010146 010246 004767 002166 136211 000226 00100 000640 000261 000401 003241 012602 012601 012600 000207 01034 000400 000040 000402 062704 000002 000742 000405 006305 006305 000420 012765 000002 175020 012605 012604 012603 000207 012746 000440 003001 104517 011646 104517 000002 012746 003002 104517 000460 011646 104517 000002 012746 003003 104517 011546 104517 000500 000002 012746 003004 104517 011646 104517 000002 012746 000520 003005 104517 011646 104517 000002 012746 003006 104517 000540 011646 104517 000002 012746 003007 104517 011646 104517 000560 000002 012746 003010 104517 011646 104517 000002 010046 000600 010146 010246 004767 000210 156211 000226 012602 012601 000620 012600 000207 010146 010246 010046 010001 112100 060001 000640 000261 000244 103021 001420 114102 105102 001413 006300 000660 006300 006300 005300 106002 103401 000774 011601 104521 000700 000241 000401 005300 000756 012601 012601 012602 000207 000720 112767 00000l 022364 000207 016600 0000l0 016666 000012 000740 0000l0 016666 000006 000012 012701 033400 022100 001403 000760 005711 001401 000773 024100 001404 010067 027066 012701 000000 033420 162701 033400 016166 033440 000006 006201 000207 000020 010002 006200 006200 006200 042702 177770 060001 005201 000040 000207 162706 000004 010602 016246 000004 012322 012322 000060 012322 006205 060542 060542 011301 006201 161301 006305 000100 010500 005700 001406 006301 006200 103002 060162 177776 000120 000770 113200 117201 000000 000207 116767 021435 021432 000140 105067 021427 126727 000111 0000l0 001020 116700 000100 000160 006300 105060 011262 012700 011262 104500 105767 021372 000200 001004 005267 021364 105067 023642 000416 126727 000041 000220 000011 001012 116700 000030 006300 105060 011262 012700 000240 011262 104500 105067 021322 116767 021316 021315 000207 000260 000000 000000 000000 000000 000000 000000 000000 000000000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 010146 010246 010001 112100 060001 000241 000420 000244 103415 001414 114102 001410 006300 006300 006300 000440 005300 106002 103401 000774 000401 005300 000762 012602 00046O 012601 000207 000005 012737 026476 000070 012737 000100 000500 160000 052737 001000 175272 016700 000236 004767 004676 000520 004767 000604 005005 016700 170526 020527 000026 101013 000540 006000 103007 012702 177777 012701 011732 104540 005002 000560 104563 005725 000762 004767 000006 004767 173444 000207 000600 012700 000000 000404 020027 00000l 001443 005200 012701 000620 000000 000405 020127 000004 001433 062701 000002 012702 000640 000000 000404 020227 000300 001422 0.05202 010203 000303 000660 052703 000377 010337 175160 010003 000303 056103 011724 000700 010337 175162 105737 175164 100401 000774 000753 000742 000720 000732 000207 000021 000025 000031 047520 042527 052522 000740 020120 042523 052521 047105 042503 074453 012746 000000 000760 000441 012746 000001 000436 012746 000002 000433 012746 000000 000003 000430 012746 000004 000425 012746 000005 000422 000020 012746 000006 000417 012746 000007 000414 012746 0000l0 000040 000411 012746 000011 000406 012746 000012 000403 012746 000060 000013 000400 010446 010546 01660.5 000004 010366 000004 000100 105265 031610 001012 006305 046567 000236 170142 004767 000660 010446 010546 010203 042703 177400 010204 000304 042704 000700 177400 005001 005002 105710 001522 112002 120227 000101 000720 103433 042702 177740 010201 112002 005303 004767 000312 000740 004767 000306 105703 001414 120227 000101 103006 120227 000760 000060 103406 120227 000071 101003 005303 112002 000762

000000 004767 000166 000241 000462 010346 120227 000044 001003 000020 112002 012704 000020 020227 000060 103430 010205 162702 000040 000060 020227 000011 101407 020567 171025 002403 062702 000060 177771 000401 010402 020204 103403 010502 000261 000401 α0jDi00 000241 005316 100002 010502 000261 000401 000261 103411

000120 010103 010405 005305 001402 060301 000774 060201 112002 000140 000732 062706 000002 004767 000020 000261 000401 000261 000160 005300 012605 012604 012603 000207 120227 000011 001403 000200 120227 000040 001014 120227 000011 001403 120227 000040 000220 001002 112002 000770 005300 112702 000040 000405 120227 000240 000054 001002 112702 000040 000207 105703 001432 120227 000260 000101 103006 120227 000060 103424 120227 000071 101021 000300 005303 120227 000101 103403 042702 177740 000402 162702 000320 000022 006301 006301 006301 060102 006301 006301 060201 000340 112002 000207 010046 010146 010246 004767 001442 146211 000360 000226 012602 012601 012600 000207 004767 176136 112103 000400 001415 112104 010405 004767 000032 001407 006204 006204 000420 006204 006204 010405 004767 000012 000762 010016 004767 000440 007332 000207 042705 177760 001423 062705 000060 020527 000460 000072 001002 012705 000060 020527 000073 001002 012705 000500 000043 020527 000074 001002 012705 000052 110520 005303 000520 000207 010146 010246 010102 006302 006302 000302 006302 000540 020227 140000 103401 005202 042702 177700 062702 055710 000560 111202 042702 177740 010246 006202 006202 006202 062702 000600 000060 112720 000060 110220 012602 042702 177770 062702 000620 000060 110220 042701 177700 012702 005002 004767 176230 000640 012602 012601 000207 010146 010246 010346 010446 104504 000660 012702 005002 010604 012703 010004 112401 020327 010010 000700 001007 006301 005300 016101 007752 004767 000072 112401 000720 004767 176144 020327 010010 001402 112320 000756 062706 000740 000006 012604 012603 012602 012601 000207 037266 023112 000760 050572 004322 050601 040726 040724 004617 073630 057114 000000 054756 014713 026455 020040 010246 010346 010446 010546 000020 012704 003100 004767 000070 004767 006662 012704 000050 000040 004767 000054 004767 006646 010105 004767 006640 012605 000060 012604 012603 012602 000207 105067 023162 000207 026767 000100 023156 023166 101402 104512 000772 105067 023174 000207 000120 000301 010105 042701 177400 042705 000377 012703 000011 000140 0.20104 103403 160401 000261 000401 000241 006105 005303 000160 001402 006101 000765 000207 010346 010446 005003 004767 000200 175600 103405 006305 006305 010465 175022 000405 006305 000220 006305 052765 000002 175020 012604 012603 000207 010346 000240 010446 010546 105765 0"31625 001411 010504 006304 006.304 000260 016564 031624 175022 105365 031625 000455 005765 033746 000300 001445 005004 105765 033746 001002 012704 0000l0 020427 000320 000040 103033 036465 000236 033746 001424 046465 000236 000340 033746 006204 016503 033714 060403 111303 000303 052703 000360 000100 060403 000303 006305 006305 010365 175022 012704 000120 000206 012746 004022 104517 000473 006305 006305 006305 000140 016504 175020 032704 040000 001404 012746 004023 104517 000160 000457 032704 020000 001416 006205 006205 005003 004767 000200 173600 103405 006305 006305 010465 175022 000402 004767 000220 176014 000436 032704 010000 001430 016504 175024 006205 000240 006205 012703 000002 000305 000304 120427 000077 001414 000260 120427 000177 001003 052705 100000 000304 042704 177600 000300 060504 005005 004767 173412 000403 012746 004024 104517 000320 012605 012604 012603 000002 010346 010446 010546 106746 000340 106427 000200 016705 167710 006305 006305 006305 016703 000360 162706 042703 177760 012704 000020 001405 006305 100001 000400 050403 006304 000772 010367 162656 016703 162654 042703 000420 000017 012704 0000l0 016705 167626 042705 177760 001405 000440 006205 103001 050403 006204 000772 010367 162614 106426 000460 012605 012604 012603 000207 000261 036765 167562 000236 000500 001421 010546 052702 037400 010265 031624 006305 006305 000520 005765 175020 100406 005765 175020 100403 011605 004767 000540 175474 012605 000207 012703 000002 005005 004767 173222 000560 103415 010405 100005 000304 105004 052704 000077 000402 000600 042704 177400 000305 042705 177600 000241 000207 000261 000620 036765 167434 000236 001421 010546 010165 033714 050265 000640 033746 006305 006305 005765 175020 100406 005765 175020 000660 100403 011605 004767 175346 012605 000207 000261 036765 000700 167356 000236 001422 104530 010204 005003 004767 173002 000720 006305 006305 005765 175020 100407 005765 175020 100404 000740 006205 006205 004767 175220 104531 000207 006305 006305 000760 010265 175026 006205 006205 000207 000405 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000

000020 000000 000000 000000 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 00.0000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 012700 012772 104523 010004 103410 105265 00000l 111346 000260 110413 004767 171734 112664 013000 000207 010403 012700 000300 012772 104523 010004 103412 105265 00000l 016346 013000 000320 110463 013000 004767 171672 112664 013000 000207 116463 000340 013000 013000 106204 106204 106204 106204 106204 010400 000360 012701 012772 104520 105365 00000l 116304 013000 004767 000400 171620 000207 105713 001002 000261 000422 116413 013000 000420 006204 006204 006204 006204 006204 010400 012701 012772 000440 104520 005365 000001 000261 111304 001402 004767 171542 000460 000207 010503 000261 111304 001402 004767 171524 000207 000500 105764 013000 001002 000261 000405 010403 116404 013000 000520 004767 171476 000207 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 010146 010001 006301 000700 006301 060100 006300 006300 012601 110037 000165 105237 000720 033304 000207 110037 000164 105237 033304 000207 112737 000740 000005 000203 105237 033304 000207 005737 000203 000207 000760 000240 010046 010146 010446 010546 010501 005004 020527 000000 000030 103406 012746 004125 104517 010546 104517 000472 000020 020527 000020 103403 005724 162701 000020 106746 106427 000040 000200 006301 046164 000236 031550 005737 175010 100402 000060 004767 000134 000240 103445 010500 000300 006200 006200 000100 010067 015442 004577 165130 031546 103412 056164 000236 000120 031550 012701 000060 001404 152730 000014 005301 000773 000140 052705 010000 010537 175010 012704 000764 100405 005737 000160 175010 100402 005304 000772 000240 005704 100002 004767 000200 000016 106426 012605 012604 012601 012600 000240 000207 000220 106746 106427 000200 012737 040000 175010 012746 000764 000240 100405 005737 175010 100402 005316 000772 005726 100004 000260 012746 004124 104517 000261 106426 000207 000240 113704 000300 000136 005704 103414 020427 000017 101011 000240 010446 000320 006316 062716 014346 017616 000000 004736 000403 012746 000340 004123 104517 000207 014406 015446 015446 014406 014406 000360 014406 014406 014406 014406 014406 014406 014406 014406 000400 014406 014406 014406 012746 004124 104517 113705 000136 000420 010546 104517 000207 000240 010500 012001 010102 042702 000440 174077 042701 177700 006302 006302 000302 111003 111004 000460 006304 006304 006304 006304 105020 150410 150140 000303 000500 050302 000303 000240 000310 000207 004767 171016 000240 000520 012700 000132 011520 012705 177014 012704 000001 000240 000540 004767 000242 000240 014004 042704 177770 011002 110410 000560 032702 0000l0 001404 042710 0000l0 052710 000400 005720 000600 042702 177417 006202 006202 006202 006202 010220 005304 000620 000240 004767 000160 000240 005.701 100401 000261 004767 000640 002132 000207 010146 010246 011501 042701 177077 006301 000660 006301 000301 016702 014660 012746 00000l 020127 000015 000700 101405 005216 162701 000020 0l'6702 014636 011637 175010 000720 013716 031704 012746 000764 001405 005737 175010 100402 000740 005316 000772 005726 001005 012746 004127 104517 000261 000760 000406 005102 040216 036116 000236 001401 000241 012602 000000 012602 012601 000207 005705 001412 032737 040000 175010 000020 001404 013720 175016 005304 000401 005205 000765 005705 000040 001001 000261 000207 133727 000135 000001 001033 013705 000060 000132 042705 177077 020527 000700 001403 020527 001300 000100 001021 013705 000132 042705 177700 020567 162674 103412 000120 020527 000023 101004 062737 000016 000132 000403 012746 000140 004121 104517 000207 004767 170362 012705 000110 000240 000160 136727 020605 0000l0 001407 010446 010546 005004 004767 000200 022730 012605 012604 000240 016546 000002 004767 177206 000220 012704 000002 005704 100473 010301 106746 106427 000200 000240 010237 175010 000244 001404 012037 175014 005301 000773 000260 106426 126527 000003 000005 001404 126527 000003 000010 000300 001003 004767 177204 000401 000241 103003 012704 177776 000320 000433 012701 177014 005737 175010 100404 005701 001402 000340 005201 000771 000240 032737 005400 175010 001413 005701 000360 001404 032737 000400 175010 001003 012704 177776 000401 000400 005304 000402 012704 177777 010500 005720 000703 020427 000420 177776 003002 000261 000401 000241 000240 012665 000002 000440 004767 001330 000207 012704 031550 013705 000132 042705 000460 177077 006305 006305 000305 020527 000030 103406 012746 000500 004125 104517 010546 104517 000423 000240 004577 163520 000520 000132 0002.40 103412 012701 000060 001405 142730 000014 000540 000240 005301 000772 000240 000403 012746 0.04126 104517 000560 000207 005737 175010 100410 012746 004120 104517 012737 000600 040000 175010 000261 000533 062704 100004 010437 175010 000620 013746 175012 016705 013722 005105 040516 005304 010437 000640 175010 013746 175012 016705 013676 005105 040516 000240 000660 062704 135071 005003 021427 000007 101405 005203 021427 000700 000017 101401 005203 012700 000003 000261 100465 103064 000720 010305 060605 111505 011401 100403 162701 0000l0 000774 000740 062701 0000l0 116102 016110 146105 016100 000240 001004 000760 005001 012746 00000l 000411 005701 100406 130205 001004 000000 006202 005301 000240 000771 005046 000240 011405 042705 000020 000007 060105 010502 005305 100002 012705 000027 010514 000040 005303 100002 012703 000002 000241 032726 00000l 001401 000060 000261 000240 005300 000712 012604 012604 000240 000207 000100 176376 170370 140340 000200 001001 004004 020020 100100 000120 012704 000002 004767 177432 012705 000023 000240 103005 000140 005004 004767 177414 012705 000021 030537 175010 000240 000160 103514 012701 000400 050201 010137 175010 010537 175014 000200 012705 177014 012700 000132 012704 00000l 004767 176566 000220 103474 000302 006202 006202 005740 011060 000002 042710 000240 177700 050220 000310 011060 000002 142720 000370 132760 000260 0000l0 00000l 001403 112720 00000l 000401 105020 000241 000300 106010 106210 106210 106220 106010 106010 106010 142720 000320 000374 116004 177774 005304 001404 004767 176450 103001 000340 005005 005705 001405 005737 175010 100402 005205 000771 000360 000240 100012 004767 176456 013705 175010 000241 032705 000400 005400 001401 000261 000401 000261 000240 000207 104530 000420 010046 012704 016524 012405 004767 000104 012605 010446 000440 004767 004512 012604 012405 004767 000064 012405 004767 000460 000056 104531 000207 012405 004767 000044 104531 000207 000500 012405 004767 000032 104531 000207 012405 004767 000020 000520 104531 000207 010516 016716 063404 063714 003310 003310 000540 010446 004767 004410 006367 013530 066767 013522 013522 000560 016700 013514 016701 013512 010502 012703 002005 104562 000600 012604 000207 010046 010146 004767 172114 012601 012600 000620 000002 011646 106766 000002 106427 000200 005766 000004 000640 100413 010546 016605 000006 016666 177776 000006 016566 000660 031562 177776 012605 000412 016666 000006 177776 011666 000700 000004 016666 000002 000006 062706 000004 000002 020527 000720 000035 001423 020527 "000033 001003 112720 000055 000415 000740 005705 001003 112720 000040 000410 062705 000022 020527 000760 000056 103002 062705 000056 110520 000207 012605 012600 000000 012601 012602 012603 012604 000205 005267 014260 005267 000020 014256 005267 016740 026727 014246 000015 103445 010546 000040 005067 014234 105737 033304 001436 012705 000164 120527 000060 000204 103031 105715 001425 105325 001022 010546 162705 000100 000164 012767 00000l 014172 005305 001404 006167 014162 000120 005305 000773 105337 033304 056737 014146 000162 012605 000140 000401 005205 000744 012605 026727 014122 000372 001017 000160 010546 005067 014110 012705 000013 000403 005705 001404 000200 005305 105065 031610 000772 012605 004767 000616 005267 000220 014036 026767 014032 014032 101440 005767 014054 001404 000240 104530 000167 164550 000430 016746 014004 000000 012667 000260 013776 026767 013772 013774 101417 105067 013760 012700 000300 033326 104524 012701 033326 104520 012746 004103 104517 000320 016706 013742 000167 164466 000424 005767 013754 001421 000340 005767 013712 001414 005267 013722 026767 013716 013736 000360 101405 012746 004104 104517 000167 002102 000402 005067 000400 013672 000002 011646 106766 000002 104530 000167 164376 000420 004767 020036 005703 001402 010367 013576 000240 012701 000440 033232 004767 007750 005267 012202 104512 000207 004767 000460 020000 016767 000220 013542 012701 033232 004767 007716 000500 016767 000204 013524 112767 0000l0 013516 012702 033234 000520 016700 012132 012703 00000l 000404 020327 0000l0 001403 000540 005203 012022 000772 010067 012104 012701 033232 004767 000560 007634 016701 012070 000405 020167 012064 001432 062701 000600 000760 020167 012052 101025 014146 010146 160167 012040 000620 016711 000064 026727 012030 000761 103004 006267 012020 000640 116711 012014 060167 012010 004767 007542 012601 012621 000660 000743 016767 000022 013342 105067 013336 012701 033232 000700 004767 007512 000207 061006 061370 012702 017754 013700 000720 000162 005037 000162 001411 006200 103004 012746 017742 000740 012246 000207 005722 005700 000766 000207 020014 020020 000760 020024 020024 020024 020024 020024 020024 020024 020024 000000 020024 020024 020024 020024 020024 020024 000000 000207

000020 000000 000207 000000 000207 005002 000017 010046 012700 000040 000002 005700 100412 105260 031576 126060 031576 031604 000060 103404 105060 031576 005300 000764 105700 100063 012700 000100 031602 121027 000002 001431 126727 011465 000036 103424 000120 101404 105210 105067 011451 000417 121027 000004 001411 000140 121027 000006 001406 121027 000011 001403 121027 000013 000160 001003 105210 105067 011411 000414 126727 011403 000034 000200 101005 001007 136727 011373 000003 001403 105210 105067 000220 011357 121027 000015 103404 112710 00000l 105267 011343 000240 105267 011335 012600 000207 106746 106427 000200 016667 000260 000004 011312 016667 000006 011306 016667 0000l0 011302 000300 106426 011666 000006 062706 000006 000207 162706 0000l0 000320 016666 0000l0 000002 106716 106427 000200 016766 011236 000340 000004 016766 011232 000006 016766 011226 000010 106426 000360 000207 010546 010546 016605 000006 016666 000004 000006 000400 010566 000004 016605 000006 014505 042705 177400 020527 000420 000100 103410 020527 000177 101005 006305 016566 020266 000440 000002 000403 012766 020456 000002 012605 000002 012746 000460 004100 104517 000207 022632 022666 021536 021566 020314 000500 020250 005722 006002 005276 005472 017404 004350 010076 000520 006656 020456 004266 007344 010576 006620 010624 011404 000540 010010 006070 007646 005534 016774 013240 013274 013336 000560 013404 013462 013500 012616 012674 012754 016604 012546 000600 023420 007372 005572 015146 014644 006222 037712 007522 000620 010720 010070 005524 042300 017456 017420 012470 013672 000640 013724 013736 013752 020666 020464. 020456 020456 020456 000660 020456 020456 020456 010127 041536 005067 157414 000207 000700 016746 017160 012746 021344 106746 010046 010146 010246 000720 016767 017140 012556 012700 033520 004767 000432 020067 000740 012534 001043 016705 017114 004767 002202 016767 011316 000760 012532 016700 011326 010067 012520 010067 012714 016700 000000 011276 010067 012500 016701 011270 006301 060100 010067000020 012466 016700 011252 016701 012456 016702 017026 012703 000040 002005 104562 004767 000344 000415 016067 000006 012632 000060 042760 000020 000010 012701 033504 020127 033520 103002 000100 012021 000773 066767 012376 012600 052767 000020 012374 000120 012700 033520 020067 012346 103040 026760 012350 000004 000140 101004 026760 012342 000002 103003 062700 000014 000424 000160 036027 000010 000020 001403 012746 004110 104517 010001 000200 162767 000014 012270 020067 012264 103003 016020 000014 000220 000772 010100 005367 012252 000735 026767 012244 012240 000240 103405 162767 000014 012226 005367 012226 062767 000014 000260 012214 016700 012210 010001 162701 000014 020027 033520 000300 101402 014140 000773 005267 012170 012602 012601 012600 000320 036727 012J70 000010 001403 012746 021366 000402 016746 000340 012350 000002 012667 012134 012700 033520 0047.67 000010 000360 042760 000020 000010 000207 020067 012102 103006 021067 000400 012102 001403 062700 000014 000767 000207 026767 010652 000420 000050 001006 016767 012062 156520 066767 012050 156512 000440 026767 010626 000026 001006 016767 012036 156476 066767 000460 012024 156470 005067 156622 000207 063714 003310 012700 000500 021534 012701 000001 104501 105067 011542 012700 033.326 000520 104524 012701 033326 104520 000167 162262 020044 112767 000540 000001 011614 112737 000100 177560 112767 000001 010027 000560 105067 156413 000406 112767 000002 011564 112737 000101 000600 177560 010067 011556 010067 011554 060100 010067 011550 000620 105067 011466 105267 010024 104512 016700 011526 016701 000640 011524 160001 105767 156741 001401 000261 000207 010046 000660 010146 113700 177562 126727 011466 000002 001570 042700 000700 177600 120027 000003 001030 105067 011444 106746 012746 000720 052162 104511 012700 033326 104524 103003 012701 033326 000740 104520 012700 022322 112767 000064 011405 004767 000660 000760 112767 000001 007666 000532 105767 011364 001525 120027 000000 000177 001021 105767 011352 001005 112737 000134 077566 000020 105267 011336 026767 011334 011334 001404 005367 011326 0.00040 004767 000634 000501 120027 000025 001020 012700 022314 000060 112767 000044 011273 004767 000546 105067 011264 112767 000100 000001 007503 016767 011254 011254 000456 105767 011242 000120 001405 112737 000134 177566 105067 011226 120027 000012 000140 001443 120027 000015 001021 105077 011212 012700 022316 000160 105067 011174 112767 000064 011167 004767 000442 116767 000200 156406 156405 105067 156400 000417 120027 000032 001414 000220 026767 011142 011142 103010 110077 011132 010046 004767 000240 000436 012600 005267 011116 004767 000052 000414 110077 000260 011104 005267 011100 026767 011074 011074 001004 105067 000300 007352 105067 011052 012601 012600 000002 052536 057000 000320 000132 041536 000000 120027 000032 001016 105077 011026 000340 105067 011014 012700 022317 112767 000064 011003 004767

000360 000256 152767 000001 156220 000207 005737 177564 105767

000400 010757 001507 026767 010764 010764 103032 132767 000040

000420 010737 001416 122777 000011 010742 001012 112737 000040

000440 177566 132767 000007 007137 001002 005267 010716 000405

000460 117737 010710 177566 005267 010702 105267 007111 000450

000500 132767 000004 010653 001424 132767 000001 010643 001020

000520 132767 000002 010633 001006 112737 000015 177566 105267

000540 010617 000403 112737 000012 177566 105267 010603 000420

000560 132767 000020 010573 001402 105067 007060 105067 010561

000600 042737 002000 175272 116767 155776 155775 105067 155770

000620 000403 042737 002000 175272 000002 112767 000074 010521

000640 010001 105721 001401 000775 005301 112767 000001 006727

000660 105067 155313 000414 112767 000030 010465 060001 000407

000700 016700 010462 010001 005201 112767 000040 010443 010067

000720 010450 010067 010446 010167 010444 116746 010423 032627

000740 000040 001002 020001 103024 106427 000200 052737 002000

000760 175272 105737 177564 100003 106746 004767 1773.74 132767

000000 000010 010355 001403 105267 006642 104512 106427 O00000

000020 105767 155565 001401 000261 000207 005737 000154 001412

000040 012746 000002 004777 156064 004777 155100 012746 177777

000060 004777 156050 000207 005737 000152 001414 012746 000004

000100 004777 156030 004777 155042 012746 111111 004777 156014

000120 00S067 011730 000207 000000 012700 023154 012701 000001

000140 104501 106746 016746 000002 104510 051040 000007 000240

000160 012700 032272 012701 032572 010502 012703 001405 104562

000200 012700 023356 005720 001405 026067 177776 007054 001401

000220 000771 010001 162700 023356 010046 020127 023370 101024

000240 026767 007046 007042 003420 000240 016001 023404 016702

000260 007030 006302 066702 007010 010211 016702 007012 006302

000300 066702 006774 010261 000002 012600 016001 023370 001413

000320 000240 012702 032340 016700 006754 001405 016711 006740

000340 062221 005300 000772 005067 154740 000240 000207 063714

000360 003310 063404 010516 074453 000000 001232 001404 001234

000400 177776 001134 000000 000344 000340 000350 000330 000334

000420 104530 000240 012500 012501 012502 012503 020327 000730

000440 103413 020327 001341 101010 020327 000741 101403 020327

000460 001330 103402 162703 000030 030027 000004 001440 010102

000500 000301 042702 000377 030027 0000.01 001403 062702 000003

000520 000410 030027 000002 001403 062702 000013 000402 062702

000540 000007 010137 175160 010237 175162 004767 000510 103406

000560 013703 175166 010335 000325 004767 000306 000522 004767

000600 000412 010304 010203 004767 000402 030027 000002 001003

000620 004767 000470 000506 010402 042702 000377 105700 100002

000640 052702 000020 005202 000301 042701 000377 030027 000001

000660 001406 052702 000020 052703 000377 052704 000377 042704

000700 177400 060401 010137 175160 010237 175162 062702 000010

000720 030027 000001 001007 010204 042704 000377 000304 042701

000740 000377 060401 010304 042704 000377 042702 177400 050402

000760 004767 000302 103426 010137 175160 010237 175162 042701 000000 000377 042703 177400 060301 042702 000357 062702 000005

000020 004767 000242 103406 010137 175160 010237 175162 004767

000040 000224 104531 106746 136727 011717 000004 001410 010446 000060 010546 012704 000001 004767 014040 012605 012604 106426 000100 000207 005004 1060.03 106004 106003 106004 106003 106004 000120 050403 030327 000040 001404 042703 000040 062703 000030 000140 016515 177776 110315 005737 175166 100416 021527 000700 000160 103413 021527 001311 101010 021527 000711 101403 021527 000200 001300 103402 062715 000030 000241 000207 010346 042703 000220 177700 020327 000030 103407 162703 000030 052703 000040 000240 042716 000077 050316 012603 106303 005503 106303 005503 000260 106303 005503 000207 105767 150672 100401 000774 005767 000300 150662 100002 000261 000401 000241 000207 010302 042702 000320 000377 105700 100003 012700 000020 050002 062702 000017 000340 000303 010337 175160 010237 175162 042702 000004 004767 000360 177704 103441 013701 175166 000301 010137 175160 010237 000400 175162 042701 000377 004767 177654 103425 013702 175166 000420 042702 177400 060201 000302 062702 000003 010137 175160 000440 010237 175162 010115 000325 004767 177612 103404 013703 000460 175166 004767 177414 000207 104530 112104 112100 010103 000500 020027 000015 001052 012702 104003 012301 012700 032611 000520 104526 116305 000001 030527 000100 001412 142705 177760 000540 062705 032637 111315 012701 032602 012700 000057 000417 000560 013737 032612 032674 010501 012700 032706 104526 111301 000600 012700 032726 104526 012701 032662 012700 000051 004767 000620 000220 014301 004767 002166 000502 020027 000016 001051 000640 012702 104003 012301 012700 032743 104526 011301 012700 000660 032764 032701 000002 001404 012705 025526 012520 011520 000700 032701 000004 001405 012705 025532 012520 012520 011520 000720 032701 000010 001405 012705 025540 012520 012520 011520 000740 012701 032734 012720 005015 112710 000000 004767 000062 000760 000426 020027 000017 001420 020027 000020 001005 004767

000000 000214 004767 000034 000407 020027 000030 001004 004767

000020 000524 004767 000014 000403 012100 004767 000004 104531

000040 000207 016746 006212 016746 010714 136727 010713 000001

000060 001451 032737 002000 175272 001403 005067 006162 000771

000100 005700 100416 105767 152454 100403 005067 006142 000772

000120 105711 001403 112167 152436 000401 005000 005300 000760

000140 105767 152420 100403 005067 006106 000772 112767 000015

000160 152404 105767 152376 100403 005067 006064 000772 112767

000200 000012 152362 012667 010556 012667 006044 000207 012702

000220 104003 012301 012700 033015 104526 011301 042701 177700

000240 012700 033031 104526 011301 000301 042701 177760 012700

000260 033054 104526 012301 000301 006201 006201 006201 006201

000300 042701 177760 005304 012700 033044 104526 012702 010004

000320 012700 033060 005304 001472 012700 033070 012301 000301

000340 012702 004003 104526 005304 001461 012700 033104 004767

000360 000264 012700 033117 012301 012.702 004004 104526 005304

000400 001445 012700 033131 004767 00P234 012700 033137 004767

000420 000254 012700 033150 004767 000266 004767 000252 005304

000440 001414 005203 005203 004767 000224 004767 000170 004767

000460 000236 004767 000222 005304 000763 112767 000040 005467

000500 112767 000040 005462 112767 000040 005455 005300 012701

000520 033010 160100 000207 041122 020124 051530 041522 020040

000540 042130 051505 020124 012702 004003 011301 000301 042701

000560 177400 012700 033202 104526 112720 000072 012301 042701 000600 177400 104526 011301 000301 042701 177400 012700 033222 000620 104526 112720 000072 011301 042701 177400 104526 012701 000640 033172 160100 000207 011301 000301 006201 006201 006201 000660 006201 042701 177760 062701 000060 110120 000207 011301 000700 000301 004767 177754 000207 011301 004767 177734 000207 000720 011301 004767 177734 000207 016746 005324 016746 010026 000740 004767 157570 026727 003776 031676 001054 005767 003716 000760 100023 016700 003710 042700 177740 005300 020027 000005 000000 101401 000000 006300 016067 031662 003670 005060 031662 000020 052767 040000 003660 000425 016767 003642 003660 042767 000040 177740 003652 042767 100000 003634 016700 003620 042700 000060 174377 000300 110067 003622 005200 110067 003616 005067 000100 003606 000444 026727 003636 031700 001040 026767 003570 000120 003570 003033 016700 003560 006300 016760 003542 031720 000140 005267 003544 026767 003540 003540 001016 012701 031714 000160 004767 001232 052737 100000 031706 036727 003522 004000 000200 001003 052767 040000 003476 000401 000000 004767 170554 000220 012667 007542 012667 005030 000207 000240 016746 005020 000240 016746 007522 104530 026727 003474 031706 001040 026767 000260 003466 003466 101010 026727 003456 031754 103404 052767 000300 040000 003402 000403 042767 040000 003372 026767 003430 000320 003.430 101414 042767 077400 003354 052767 100000 003346 000340 012'767 031750 003402 012767 031752 003376 000433 026727 000360 003364 031704 001002 000000 000425 026727 003350 031702 000400 001020 017767 003342 003272 026767 003334 003334 001005 000420 105037 031707 052767 100000 003254 062767 000002 003310 000440 000401 000000 104531 012667 007314 012667 004602 000207 000460 000240 012701 026474 004767 000724 000207 020400 136727 000500 151575 000004 001401 000002 010046 010146 010546 012705 000520 160000 116501 000002 042701 177400 110167 003232 105765 000540 000004 100401 000774 110165 000006 105715 100401 000775 000560 116500 000002 042700 177400 110067 003175 105765 000004 000600 100401 000774 110065 000006 000240 020027 000143 001015 000620 000240 006301 001003 105067 003022 000406 016700 003016 000640 004767 000460 010067 003006 000413 012700 031772 012767 000660 032272 002774 006301 001402 004767 000430 004767 000010 000700 012605 012601 012600 000002 116700 003055 020027 000010 000720 103435 020027 000012 001006 005767 151216 001403 004767 000740 000112 000424 020027 000013 001006 005767 151176 001403 000760 004767 000714 000413 126727 002777 000015 001005 016701 000000 002770 004767 000010 000402 004767 000236 000207 006301 000020 006301 006301 052761 020000 175020 006201 106746 004771 000040 000440 006301 042761 020000 175020 000207 104530 012700 000060 031770 111002 005302 062700 000002 012001 010105 042701 000100 177700 042705 174077 006305 006305 000305 050567 002566 000120 012704 000010 020527 000020 002404 012704 000012 162705 000140 000020 012703 000001 020527 000001 002403 006303 005305 000160 000772 050364 031662 042710 177760 006310 006310 006310 000200 006310 050210 000301 050110 012703 031754 010367 002530 000220 012767 031752 002524 005702 001406 012023 062767 000002 000240 002510 005302 000770 104531 000207 126727 002513 000014 000260 001003 005067 005566 000415 012700 031770 012701 011260 000300 020027 032114 001402 012021 000773 106746 012746 074065 000320 104511 000207 001433 105715 100401 000775 020067 002320 000340 101003 116510 000002 000403 116567 000002 002300 105765 000360 000004 100401 000774 020067 002266 101003 112065 000006 000400 000403 116765 002250 000006 005301 000744 000207 042737 000420 000100 160000 011100 042700 177400 016746 003622 136727 000440 150635 000004 001403 004767 175016 000417 006300 005200 000460 100414 111167 000276 004767 000034 126767 000266 000266 000500 001402 004767 000064 005300 000763 012667 003542 052737 000520 000100 160000 000207 105737 160004 100401 000774 106427 0H0540 000200 112137 160006 105737 160000 100401 000774 113767 000560 160002 000202 106427 000000 000207 010046 010146 010246 000600 012702 104004 012700 027661 005001 156701 000146 104526 000620 012700 027673 005001 156701 000134 104526 012700 027654 000640 104500 000000 012602 012601 012600 000207 042523 052116 000660 054075 054130 020130 041505 047510 054075 054130 000130 000700 116700 002066 006300 006300 006300 052760 010000 175020 000720 116701 002047 042701 037400 000301 010160 175024 005067 000740 005112 106746 006200 004770 000440 006300 042760 010000 000760 175020 000207 000000 000000 104553 012702 005012 104515 000000 005200 120227 000057 001047 010103 012702 005012 104515 000020 020167 000322 001404 012700 030324 104500 000433 020367 000040 000300 001004 142737 000001 000277 000424 020367 000264 000060 001004 142737 000002 000277 000415 020367 000252 001007 000100 142737 000004 000277 142737 000001 032573 000403 012700 000120 030324 104500 000476 020167 000210 001007 152737 000001 000140 000277 013737 000152 000000 000464 020167 000166 001007 000160 152737 000002 000277 013737 000154 000000 000452 020167 000200 000146 001007 152737 000004 000277 152737 000001 032573 000220 000440 120167 000124 001012 132737 000004 000277 001406 000240 012702 004014 104515 004767 000470 000423 120167 000074 000260 001007 132737 000004 000277 001403 004767 000064 000411 000300 012767 000006 007560 012767 000006 007554 004767 004572 000320 000207 000207 054523 052116 054101 042440 051122 051117 000340 000000 062210 003310 001077 046533 000005 000013 077165 000360 077721 012702 004003 121027 000054 001004 016701 0021.74 000400 000261 000401 104515 103071 005701 103467 020127 000014 000420 103064 005200 010167 002144 105710 001456 012702 031770 000440 005722 112001 020127 000056 001016 012701 000074 005300 000460 010067 002112 004767 000150 012701 000076 016700 002076 000500 004767 000134 000430 020127 000074 001403 020127 000076 000520 001003 004767 000112 000417 020127 000054 001414 004767 000540 000500 103403 000167 000022 000406 010112 012767 000100 000560 002016 004767 000014 000720 000207 012700 030324 104500 000600 000207 066712 001772 000312 116712 001760 012742 005401 000620 010046 004767 176062 012600 012702 031772 005012 000207 000640 020127 000074 001004 012767 000100 001724 00.0402 005067 000660 001716 122027 000056 001404 012700 030324 104500 000420 000700 005012 105710 001413 121027 000054 001410 006312 006312 000720 006312 112001 042701 000060 060112 000763 004767 177642 000740 000207 103003 120227 000040 001404 012700 030324 104500 000760 000505 012705 031770 012725 005002 010125 012702 004010 000000 005200 104515 005200 103404 012700 030324 104500 000466 000020 010125 105702 001461 105725 005003 005004 105710 001415 000040 112001 004767 000174 103406 012700 030324 104500 00016 000060 000112 000402 004767 000106 000761 012705 031776 00032 000100 000325 000325 000325 000325 110367 000663 142767 00036 000120 000655 005703 001421 020327 000002 003003 105267 00063 000140 000413 105267 000622 162703 000002 100406 001405 10526 000160 000606 162703 000004 000771 004767 175660 000207 00520 000200 020327 000020 002015 005704 001003 110115 005204 00041 000220 042701 177760 006301 006301 006301 006301 150125 00500 000240 000207 120127 000060 103415 162701 000060 120127 00001 000260 003402 000241 000405 105701 001002 112701 000012 00026 000300 000417 120127 000052 001004 112701 000013 000261 00041 000320 120127 000043 001004 112701 000014 000261 000401 00024 000340 000207 012700 031422 012701 000002 104501 012700 03143 000360 012701 000116 104502 010167 000034 006201 103001 00520 000400 062701 000002 110167 000014 012701 031424 004767 17577 000420 000207 037076 007400 000000 000000 000000 000000 00000 000440 000000 000000 000000 000000 000000 000000 000000 00000 000460 000000 000000 000000 000000 000000 000000 000000 00000 000500 000000 000000 000000 000000 000000 000000 000000 00000 000520 000000 000000 000000 000000 000000 000000 000000 00000 000540 000000 000000 000000 000000 000001 000000 000000 00000 000560 000000 000003 000005 000011 000021 000041 000003 00000 000600 000000 000000 036030 000074 000000 000000 000000 00000 000620 000000 000000 000000 000000 000000 000000 000000 00000 000640 000000 000000 000000 000000 000000 000000 000000 00000 000660 000000 000000 000000 000000 000000 000000 000000 00000 000700 000000 000000 000000 000000 000000 000000 010000 00000 000720 000000 000000 000000 000000 000000 000000 000000 00000 000740 000000 000000 000000 000000 000000 000000 000000 00000 000760 000000 000000 000000 000000 000000 000000 000000 00000 000000 000000 000000 000000 000000 000000 000000 000000 00000 000020 000000 000000 000000 000000 000000 000000 000000 00000 000040 000000 000000 000000 000000 000000 000000 000000 00000 000060 000000 000000 000000 000000 000000 000000 000000 00000 000100 000000 000000 000000 000000 000000 000000 000000 00000 000120 000000 000000 000000 000000 000000 000000 000000 00000 000140 000000 000000 000000 000000 000000 000000 000000 00000 000160 000000 000000 000000 000000 000000 000000 000000 00000 000200 000000 000000 000000 000000 000000 000000 000000 00000 000220 000000 000000 000000 000000 000000 000000 000000 00000 000240 000000 000000 000000 000000 000000 000000 000000 00000 000250 000000 000000 000000 000000 000000 000000 000000 00000 000300 000000 000000 000000 000000 000000 000000 000000 00000 000320 000000 000000 000000 000000 000000 000000 000000 00000 000340 000000 000000 000000 000000 000000 000000 000000 00000 000360 000000 000000 000000 000000 000000 000000 000000 00000 000400 000000 000000 000000 000000 000000 000000 000000 00000 000420 000000 000000 000000 000000 000000 000000 000000 00000 000440 000000 000000 000000 000000 000000 000000 000000 00000 000460 000000 000000 000000 000000 000000 000000 000000 00000 000500 000000 000000 000000 000000 000000 000000 000000 00000 000520 000000 000000 000000 000000 000000 000000 000000 00000 000540 000000 000000 000000 000000 000000 000000 000000 00000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 052101 027124 021440 025075 025052 020040 047503 000620 051516 046117 020105 044504 050123 040514 020131 025133 000640 025052 025052 025052 025052 025052 025052 025052 056452 000660 005015 047503 051516 046117 020105 036443 054130 020040 000700 046111 052514 035115 054130 020130 043040 040514 044123 000720 041440 042117 035105 054130 006530 000012 052101 027124 000740 021440 054075 054130 052040 047117 020105 047503 042504 000760 051450 036451 055132 055132 055132 055132 055132 055132 000000 055132 055132 055132 000132 050115 036525 054040 054130

000020 050040 051117 020124 042111 020075 054130 021440 047527

000040 042122 020075 054130 052040 050131 036505 054040 020130

000060 005015 044524 042515 036522 054130 020130 047503 046515

000100 047101 036504 020130 051101 052507 042515 052116 054075

000120 054130 020130 047503 051504 054075 042040 052103 054075

000140 042040 043511 052111 036523 054130 054130 054130 054130

000160 054130 054130 054130 054130 054130 047503 046515 047101

000200 036504 054040 054130 054131 020130 042101 051104 051505

000220 036523 054040 054130 054131 020130 000000 000000 000000

000240 000000 000000 000000 000000 000000 000000 000000 000000

000260 000000 000040 000040 004000 000000 000010 000000 000000

000300 000000 000000 000000 000000 000000 000000 000000 077777

000320 000000 000000 000000 000003 000000 000003 000000 000001

000340 000000 000000 000000 000000 000000 000000 000000 000000

000360 000000 000000 000000 000000 000000 000000 000000 000000

000400 016125 050554 113402 051033 075265 043064 073640 070531

000420 177777 052162 074065 012522 052411 074066 050567 000000

000440 023130 027770 037250 031342 042264 026462 040112 040072

000460 020700 037642 011132 100000 011600 011464 004242 033520

000500 000012 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 006000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 046101 051101 000115 000000 000000 000000 000000 000000

000020 000000 000000 000000 000000 000000 000000 000000 000000

000040 000000 000000 000000 000000 000000 000000 000000 000000

000060 000000 000000 000000 000000 000000 000000 034100 035002

000100 034142 034110 034125 177760 000000 000000 000000 000000

000120 000000 000000 000000 000000 000000 000000 000000 000000

000140 000000 000000 000000 000000 000000 000000 000000 000000

000160 000000 000000 000000 000000 000000 000000 000000 000000

000200 000000 000000 000000 000000 000000 000000 000000 000000

000220 000000 000000 000000 000000 000000 000000 000000 000000

000240 000000 000000 000000 000000 000000 000000 000000 000000

000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 0Q0660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 000000 035014 035012 035013 177760 000000 000000 000000

000020 000000 000000 000000 000000 000000 000000 000000 000000

000040 000000 000000 000000 000000 000000 000000 000000 020056

000060 007002 000000 000000 006402 000000 000000 000027 000027

000100 000000 000000 000000 000000 000000 012703 000001 012704

000120 035630 004767 000306 001442 006203 110367 000632 005767

000140 000534 001405 016777 000522 000524 005067 000522 104553

000160 004767 002346 103017 010167 000504 011167 000474 004767

000200 002330 103010 010167 000474 162704 035634 016403 035654

000220 004713 000261 103402 004767 000224 000426 012703 000001

000240 012704 035642 004767 000164 001415 005702 001402 004767

000260 002250 020167 000376 001003 140367 000475 000402 150367

000300 000467 000402 004767 000146 000207 012777 000003 000356

000320 000207 004767 002204 103420 166701 000332 100410 020127

000340 000010 101005 152767 000200 000416 006301 000405 0^04767

000360 000074 012767 000014 000306 010167 000306 005067 000312

000400 020227 000046 001007 004767 002120 010167 000270 005101

000420 010167 000266 012777 000003 000244 000207 020114 001405

000440 005714 001403 006303 005724 000771 005714 000207 012701

000460 037242 012700 000003 004767 167350 000207 012704 035714

000500 020227 000057 001415 012701 003362 104553 004767 002012

000520 020227 000057 001404 010124 004767 001776 010124 000760

000540 005014 005002 012701 035204 104553 004767 001754 103021

000560 005702 001017 020427 035756 101014 010167 000164 005067

000600 000162 004767 001352 160567 000152 012777 000003 000056

000620 000402 004767 177630 000207 077165 077721 051025 070511

000640 000000 100370 031064 052170 051703 000000 035312 035322

000660 035474 035312 057266 001356 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000400 047503 047125 036524 000000 054130 054130 054130 041520 054075 054130 054130 020130 000020 036526 054130 054130 054130 020040 042504 044503 040515 000040 020114 042522 046101 044524 042515 052040 041511 051513 000060 054075 054130 054130 000130 000240 005767 177602 001047 000100 162716 000002 016776 177562 000000 052766 000020 000002 000120 136727 177644 000001 001406 004767 000714 016767 177550 000140 177544 000422 136727 177620 000004 001416 042766 000020 000160 000002 005067 177600 017767 177512 177500 012777 000003 000203 177502 005267 177472 000006 005267 177464 000562 021627 000220 025730 001406 021627 026234 001403 021627 000000 001024 000240 042766 000020 000002 021627 025730 001004 012737 000003 000260 026230 000412 021627 026234 001004 012737 000003 026456 000300 000403 012737 000003 000000 021627 027416 001007 012737 000320 000003 027524 042766 000020 000002 000513 021627 026232 000340 001411 021627 026460 001406 021627 000002 001403 021627 000360 027526 001011 162716 000002 012776 000207 000000 052766 000400 000020 000002 000466 105767 177356 001461 136727 177350 000420 000001 001426 004767 000420 026767 177254 177250 001417 000440 104530 004767 000472 016701 177236 010167 177230 012700 000460 036022 104526 012701 036006 004767 000522 104531 000426 000500 005267 177174 026767 177170 177250 101420 012767 000001 000520 177156 104530 004767 000430 001410 160567 177226 004767 000540 000376 012701 036006 004767 000444 104531 000402 005267 000560 177116 005767 177112 001407 021667 177110 001404 036727 000600 177166 000004 001455 042766 000020 000002 104530 105767 000620 177146 001404 136727 177140 000004 001434 012700 036000 000640 016701 177034 012704 035772 105767 177114 001414 012700 000660 036061 016701 177100 012704 036032 016777 176776 177004 000700 162766 000002 000014 012702 105006 004767 000050 010401 000720 004767 000272 104531 005067 176746 012777 000003 176736 000740 105267 176724 001006 036627 000002 000200 001002 106427 000760 000000 000240 000006 012702 000040 110220 110220 110220 000000 110220 110220 110220 010046 001415 005002 020127 000011 000020 101404 005202 162701 000012 000771 062701 000060 110140 000040 010201 000762 012600 000207 136727 176714 000200 001421 000060 104530 016605 000014 010666 000014 162766 000020 000014 000100 010604 066704 176574 011467 176576 010566 000014 104531 000120 000403 017767 176554 176560 046767 176556 176552 000207 000140 012700 036011 016601 000016 012702 004006 104526 000207 000160 005005 012702 035714 005712 001407 012204 012203 020403 000200 103002 062405 000774 000767 066705 176550 000207 160100 000220 005300 004767 165614 136727 176537 000002 001401 000000 000240 000207 051105 000122 000207 004767 000206 005001 012703 000260 037616 104553 004767 000242 010167 173760 005001 012703 000300 037600 104553 004767 000222 010167 172342 005001 012703 000320 037564 104553 004767 000202 010167 172324 012703 033234 000340 012704 037552 012401 104553 004767 000156 020227 000057 000360 001423 010113 012401 104553 004767 000136 020227 000057 000400 001413 010163 000006 012401 104553 004767 000114 020227 000420 000057 001402 010163 000010 026767 173620 000124 001002 000440 004767 160016 026767 173604 000106 001002 004767 157754 000460 000207 010067 172170 010167 172166 012704 033232 005067 000500 173544 016724 000036 010224 012724 000006 012724 000006 000520 016724 000022 016714 000020 000207 012702 004006 104515 000540 005200 000207 061405 014474 015331 053665 021424 014736 000560 047001 001150 047105 020104 042101 051104 051505 000123 000600 052123 051101 020124 042101 051104 051505 000123 043130 000620 020122 047524 046040 044523 047440 020122 030461 030065 000640 000077 012700 040007 012701 000002 104501 012700 040012 000660 012701 000050 104502 012702 004010 104515 005702 001401 000700 005200 106746 010146 104510 000207 005702 001032 005701 000720 001013 010367 000056 016700 000052 104500 012700 040007 000740 012701 000002 104501 000410 012700 040004 104525 012700

000760 040004 012701 000005 104501 012700 040012 012701 000050 000000 104502 000207 000000 037000 000040 000000 000000 000000 000020 000000 000000 000000 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000403 000000 000006 000006 012701 040104 004767 000100 167314 000207 001002 126423 074065 012701 040124 004767 000120 167274 000207 007402 000001 015032 016746 173122 016746 000140 175624 005067 173112 104530 010446 006316 062716 040202 000160 017616 000000 004736 104531 012667 175572 012667 173060 000200 000207 040206 041310 012501 042701 174000 012700 041134 000220 012702 004004 004767 145640 005067 173024 011501 006001 000240 006001 006001 006001 006001 006001 006001 006001 042701 000260 177400 012700 041147 012702 004002 004767 145572 005067 000300 172756 012501 042701 177400 012700 041161 012702 004001 000320 004767 145544 005067 172730 011501 042701 177600 012700 000340 041172 012702 004003 004767 145516 005067 172702 012503 000360 042703 170377 006103 006103 006103 006103 006103 006103 000400 006103 006103 010301 006301 060103 062703 041046 012701 000420 000000 000404 020127 000002 001404 005201 112361 041203 000440 000771 012501 042701 170000 012700 041214 012702 004004 000460 004767 145404 005067 172570 012700 000072 012701 041126 000500 004767 164336 016503 177772 042703 177400 011504 042704 000520 177760 020327 000004 103546 010446 011501 042701 177760 000540 012700 041241 012702 010001 004767 145314 005067 172500 000560 011501 006001 006001 006001 006001 042701 177760 012700 000600 041253 012702 010001 004767 145256 005067 172442 012501 000620 006001 006001 006001 006001 006001 006001 006001 006001 000640 042701 177400 012700 041266 012702 010002 004767 145210 000660 005067 172374 116046 177776 116060 177777 177776 112660 000700 177777 162704 000002 020427 000001 003430 012501 012702 000720 010004 004767 145142 005067 172326 116046 17.7774 116060 000740 177777 177774 112660 177777 116046 177775 116060 177776 000760 177775 112660 177776 162704 000004 000145 020427 000001 000000 001011 011501 042701 177760 012702 010001 004767 145050 000020 005067 172234 012604 062704 000045 010400 012701 041221 000040 004767 163776 000207 025052 051052 020104 042123 051440 000060 042523 051522 051105 046107 046110 041524 041520 037477 000100 037477 037477 037477 037477 037477 037477 037477 037477 000120 037477 037477 037477 047520 052122 036443 054130 054130 000140 020040 054524 042520 054075 020130 053440 051117 051504 000160 054075 020040 044524 042515 036522 054130 020130 041440 000200 042115 054075 054130 020040 051101 036507 054130 054130 000220 020000 020040 020040 020040 020040 020040 042040 052103 000240 054075 020040 020040 047503 051504 054075 020040 042040 000260 043511 052111 036523 054130 054130 054130 054130 054130

000300 054130 054130 054130 000000 011502 010203 042703 177600

000320 010346 020327 000006 101401 005003 010301 006301 060103

000340 062703 042140 012701 000000 000404 020127 000002 001404

000360 005201 112361 042176 000771 105702 100004 112767 000111

000400 000601 000403 112767 000101 000571 012603 020327 000003

000420 101101 016501 000004 042701 174000 012700 042227 012702

000440 004004 004767 144422 005067 171606 020327 000001 001031

000460 016501 000010 042701 177400 012700 042213 012702 004003

000500 004767 144364 005067 171550 016501 000012 042701 174000

000520 012700 042244 012702 004004 004767 144334 005067 171520

000540 000430 016501 000002 042701 177400 012700 042213 012702

000560 004003 004767 144302 005067 171466 016501 000006 042701

000600 174000 012700 042244 012702 004004 004767 144252 005067

000620 171436 000523 016501 000002 042701 177400 012700 042213

000640 012702 004003 004767 144220 005067 171404 112702 000040

000660 012701 042227 110221 110221 110221 110221 012701 042244

000700 110221 110221 110221 110221 012701 042257 110221 110221

000720 110221 020327 000004 001015 016501 000012 042701 174000

000740 012700 042227 012702 004004 004767 144114 005067 171300

000760 000444 020327 000005 001015 016501 000012 042701 174000

000000 012700 042244 012702 004004 004767 144054 005067 171240

000020 000424 016501 000010 006001 006001 006001 006001 006001

000040 006001 006001 006001 042701 177400 012700 042257 012702

000060 004003 004767 144002 005067 171166 005737 175164 100010

000100 162700 042165 010000 012701 042165 004767 162724 000407

000120 162700 042176 010000 012701 042176 004767 162704 000207

000140 025052 043052 042116 051127 051124 046505 051122 051120

000160 050123 054122 025110 043040 054501 020114 020052 054130

000200 020130 054040 020040 047530 036524 054040 054130 020040

000220 050122 051117 036524 054040 054130 020130 051440 047520

000240 052122 020075 054130 054130 020040 047530 036510 054040

000260 054130 000000 012701 042276 004767 165122 000207 020000

000300 016746 175562 016646 000002 016766 175554 000004 000207

000320 000000 000000 000000 000000 000000 000000 000000 000000

000340 000000 000000 000000 000000 000000 000000 000000 000000

000360 000000 000000 000000 000000 000000 000000 000000 000000

000400 000000 000000 000000 000000 000000 000000 000000 000000

000420 000000 000000 000000 000000 000000 000000 000000 000000

000440 000000 000000 000000 000000 000000 000000 000000 000000

000460 000000 000000 000000 000000 000000 000000 000000 000000

000500 000000 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 020000 000000 000115 000115 000020 000050 000002 000115 000005 000012 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000003 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 054523 000000 054523 000000 054523 000000 054523 000000 000020 044524 000000 046103 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000340 000334 000331 000712 000713 000716 000341 000347 000020 000346 000715 000714 000724 000343 000357 000356 000725 000040 000726 000723 001740 001734 001731 001312 001313 001316 000060 001741 001747 001746 001315 001314 001324 001743 001757 000100 001756 001325 001326 001323 046132 046120 046125 177760 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 00'0000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 046404 046402 046403 000400 177754 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 046466 046464 000460 046465 177760 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 046610 046666 000400 001377 002003 000540 003005 004007 005011 006013 007015 010017 011021 012023 000560 013025 014027 015031 016033 017035 020037 021041 022043 000600 023045 024047 025051 000053 001400 004006 005412 011417 000620 015427 021037 024446 030455 034064 037474 042502 046511 000640 052120 056130 061540 065547 072157 074165 077174 101200 000660 104606 107615 000224 035204 021023 020724 060465 070451 000700 004075 035054 027240 023541 074035 023023 012434 017505 000720 071537 072445 102562 046270 077031 012725 003366 004163 000740 017504 074535 060502 014424 042321 102045 007153 001447 000760 000053 075545 004041 071210 016010 077270 077722 045404 000000 074535 045465 062024 021114 062332 050514 053604 074535 000020 062332 050524 042304 074535 052140 007621 001453 052140 000040 102562 075250 077325 052164 042443 116104 074535 070533 000060 021046 017775 070533 021046 017775 012016 025703 060325 000100 003314 000251 014403 010445 014453 076404 034340 011455 000120 011366 000376 073405 071234 000053 011320 010135 035204 000140 001415 035540 027135 011366 001415 035540 027135 016010 000160 001415 035540 027135 063337 025706 055171 071347 050523 000200 076474 103125 077277 062171 046367 077065 011364 046770 000220 107761 077467 035163 057730 045734 017504 034164 020613 000240 077270 021042 060255 035206 004051 014405 056735 007733

000260 120345 004661 035075 021424 126545 077270 035160 076733

000300 100645 077270 007733 120345 020775 035300 007733 120345

000320 077046 126545 034354 000000 007621 000000 060325 010000

000340 000004 177777 177777 023400 000010 177777 177777 031400

000360 000000 030400 000402 177777 177777 040401 000404 040403

000400 000000 042004 000000 042001 000413 041002 000000 041404

000420 000000 040401 177777 177777 177777 050000 005002 050000

000440 006002 050000 001002 050000 002002 050000 002402 050000

000460 003402 050000 003002 050000 004002 177777 177777 050000

000500 004402 050000 000002 050000 011402 177777 177777 060000

000520 001002 177777 177777 177777 177777 177777 177777 042005

000540 100403 000400 001402 002002 002005 003004 002004 002004

000560 002004 002004 002004 002004 002004 002004 002004 002004

000600 004007 005011 006013 007015 010017 002004 002004 002004

000620 002004 002004 011021 002004 002004 002004 002004 002004

000640 002004 002004 002004 002004 002004 002004 002004 002004

000660 002004 002004 002004 002004 002004 002004 002004 002004

000700 002004 002004 002004 002004 002004 002004 002004 002004

000720" 004010 002405 002405 004010 003410 003407 003407 003410

000740 004010 016034 016034 004034 004010 002004 002004 004004

000760 004010 004010 004010 004010 004000 000000 000000 004000

000000 004010 001002 001002 004002 004017 007417 007417 004017

000020 004010 004020 004010 004010 004010 010421 004010 004010

000040 004010 004022 004010 004010 004010 004023 004010 004010

000060 004010 004024 004024 004010 004010 004025 012410 004010 000I00 004010 013026 013026 004010 004010 004007 004027 004010

000120 004010 014030 004010 004010 004010 015032 015032 004010

000140 004031 014431 014431 004031 177777 177777 177777 177777

000160 000001 006377 005613 005613 005613 005613 005613 005613

000200 005613 005613 000002 002403 011613 011613 011613 011613

000220 011613 011613 011613 011613 011007 002403 011007 011007

000240 011007 011007 011007 011007 011007 011007 011007 002403

000260 011007 011007 011007 011007 011007 011007 011007 011007

000300 011007 002403 011007 011007 011007 011007 011007 011007

000320 011007 011007 011007 002403 011007 011007 011007 011007

000340 011007 011007 011007 011007 011007 002403 011007 011007

000360 011007 011007 011007 011007 011007 011007 011007 002403

000400 011007 011007 011007 011007 011007 011007 011007 011007

000420 011007 002403 011007 011007 011007 011007 011007 011007

000440 011007 011007 011007 002403 011007 011007 011007 011007

000460 011007 011007 011007 011007 010013 010413 011013 011413

000500 002013 012413 013013 013413 000013 000013 014013 014413

000520 000013 000013 015013 020013 160413 021013 030013 031013

000540 032013 100000 040000 020000 010000 004000 002000 001000

000560 000400 000200 000100 000040 000020 000010 000004 000002

000600 000001 000400 177776 000776 000401 177776 177777 177777

000620 177777 000000 000000 100000 000000 040000 000000 020000

000640 000000 000000 100000 000000 020000 000000 004000 000000

000660 000000 160000 012400 000000 000000 000203 100001 000203

000700 040001 000203 020001 000204 010001 000204 000505 000204

000720 000105 000205 000405 000205 000201 000206 000006 000406

000740 000041 001402 100001 000202 000002 000202 000103 000202 000760 000004 000202 000005 000202 000006 000202 002007 000202

000000 002010 000202 002011 000202 002012 000202 000013 000202 000020 000105 000202 000106 000202 001007 000202 001010 000202 000040 001011 000202 001012 003202 100001 006202 004001 000007 000060 000025 002400 104002 000000 000000 000405 000430 054111 000100 070351 000000 000000 002002 000000 000000 000000 000011 000120 000011 000001 002000 000000 000000 000405 000000 007531 000140 026424 060017 000000 000000 000000 000000 000000 007011 000160 000011 000001 002000 000000 000000 000405 000000 007531 000200 026424 060020 000000 000000 000000 000000 000000 000016 000220 000006 000020 106011 000000 000000 000000 000405 031326

000240 070755 100041 000000 000412 000000 000000 000000 000011 000260 001057 000417 002000 000000 000000. 000405 000000 075141 000300 046364 060546 000000 000000 000000 000000 000000 000005 000320 000015 001000 002000 000000 000000 000405 000000 016134 000340 012024 060546 000000 000000 000000 000000 000000 000005 000360 000021 003000 002000 000000 000000 000405 000000 007537 000400 110763 070604 000000 000000 000000 000000 000000 000005 000420 001013 000417 002000 000000 000000 000405 000000 075141 000440 046364 060546 000000 000000 000000 000000 000000 051464 000460 051472 051536 051612 000000 000000 000000 051644 051670000500 051712 051742 051764 052012 052042 052062 052076 052116 000520 052144 052166 052206 000000 000000 000000 000000 052244 000540 052254 052264 052274 052304 05.2314 052324 052334 052344 000560 052354 052364 052374 052404 052414 052424 052434 052452 000600 052470 052506 052524 052552 052562 000000 000003 052572 000620 000011 000013 000015 177777 177777 177777 177777 177777 000640 177777 177777 040001 100005 052602 000006 000010 100517 000660 000046 100031 177777 177777 040001 100004 052606 000033 000700 000505 000552 000502 177777 177777 040401 100007 052612 000720 000037 000542 000525 100056 000027 000023 000531 177777 000740 177777 040002 100004 052616 000025 000555 000522 100031 000760 177777 177777 040402 000006 052622 000507 000544 100056 000000 100517 000527 000515 177777 177777 040402 140007 052626 000020 000021 000012 000043 100056 100031 000540 000501 177777 000040 177777 040002 140003 052632 000057 000504 000516 177777 000060 177777 040003 100001 052636 000003 177777 177777 040003 000100 100003 052642 000053 000557 000543 177777 177777 040403 000120 000006 052646 000545 000547 000551 000553 000554 000556 000140 177777 177777 040404 100004 052652 000041 000000 000546 000160 000533 177777 177777 040404 000003 052656 000530 000054 000200 000005 177777 177777 040404 100004 052662 000532 000534 000220 000537 000541 177777 177777 177777 177777 177777 177777 000240 177777 177777 140000 100001 000000 000342 140000 100001 000260 000000 000330 140000 100001 000000 000344 140000 100001 000300 000000 000355 140000 100001 000000 000333 140000 100001 000320 000000 000337 140000 100001 000000 000336 140000 100001 000340 000000 000351 140000 100001 000000 000335 140000 100001 000360 000000 000352 140000 100001 000000 000332 140000 100001 000400 000000 000345 140000 100001 000000 000350 140000 100001 000420 000000 000353 140000 100001 000000 000354 100001 100004 000440 052666 000300 000301 000302 000303 100002 100004 052672 000460 000304 000305 000306 000307 100004 100004 052676 000310

000500 000311 000312 000313 1.00010 100004 052702 000314 000315 000520 000316 000317 100020 100010 052706 000320 000321 000322 000540 000323 000324 000325 000326 000327 120000 100001 052712 000560 000700 120000 100001 052716 000730 000403 000000 177777 000600 177777 000005 000000 000004 000000 000007 000000 000004 000620 000000 000406 000000 000007 000000 000003 000000 000001 000640 000000 000003 000000 000406 000000 000004 000000 000403 000660 000000 000004 000000 000004 000000 000004 000000 000004 000700 000000 000004 000000 000010 000000 000001 000000 000001 000720 000000 177777 177777 177777 177777 177777 177777 177777 000740 177777 000000 045001 055002 000406 003006 052760 053270 000760 .000500 000501 000502 000503 000504 000505 000506 000507 000000 000510 000514 000515 000516 000517 000520 000521 000522

000020 000523 000524 000525 000526 000527 000530 100011 100040 000040 100011 100011 100011 .100012 100012 100012 100012 100012 000060 100012 100011 100011 100011 100011 100012 100012 100012 000ibδ 100012 100012 100011 100011 100011 100011 100011 100012

000120 100012 100012 000031 000032 000033 000034 000035 000036 000140 000037 000040 000041 000042 000043 000044 000045 000046 000160 000052 000053 000054 000055 000056 000057 100012 100012 000200 100012 100011 100011 100011 100011 100012 100012 100012 000220 100012 100012 100011 100011 100011 100011 100011 100012 000240 100012 100012 100012 100012 100011 100011 100011 100011 000260 100011 100012 100012 100012 000000 000002 000003 100011 000300 000005 000006 000010 100011 000012 000014 100011 000004 000320 000016 100011 000020 000021 000022 000023 000024 000025 000340 000026 000027 000030 100011 100011 100011 100011 100011 000360 100012 100012 100012 100012 100012 100011 100011 100011 000400 100011 100011 100012 100012 100012 100012 100012 100011 000420 100011 100011 100011 100011 100012 100012 000531 000532 000440 000533 000534 000535 000536 000537 000540 000541 000542 000460 000543 000544 000545 000546 000547 000550 000551 000552 000500 000553 000554 000555 000556 000557 100011 100011 100011 000520 100011 100011 100012 100012 100012 100012 100012 100011 000540 100011 100011 100011 100011 100012 100012 100012 100012 000560 100012 100011 100011 100011 100011 100011 100012 100012 000600 000413 000415 100006 000422 000410 000420 000404 000423 000620 000414 000415 000401 000407 000401 000420 003402 000000 000640 000406 000406 177777 177777 177777 177777 177777 177777 000660 000406 000426 000403 000427 000404 000417 000403 000427 000700 177777 177777 000402 000007 000405 000023 000403 000005 000720 000413 000015 000406 000026 000401 000020 000411 000020 000740 000414 000015 000407 000017 000406 000026 000402 000020 000760 000407 000017 000402 000020 000405 000026 000405 000017 000000 000407 000017 177777 177777 000404 000017 000403 660027 000020 000405 000026 000414 000015 000403 000427 000415 000415 000040 000413 000415 000415 000415 100525 000422 000415 000415 000060 000406 000406 000415 000415 000403 000427 000411 000420 000100 000405 000426 000412 000427 000413 000415 000412 000427 000120 000410 000423 000412 000427 000402 000420 000412 000427 000140 000412 000427 000404 000417 000412 000427 000411 000420 000160 177777 177777 177777 177777 1 77777 177777 177777 177777 000200 177777 177777 177777 177777 177777 177777 054230 054250 000220 000000 -000000000000 000000 055070 054270 000000 000000 000240 000000 000000 055230 054430 000000 000000 055370 054570 000260 000000 000000 055530 054730 100000 000400 100001 100002 000300 100003 100004 100005 000400 100006 100007 100010 100007 000320 000412 100007 000401 002400 000401 100014 000401 100015 000340 000401 100016 000401 100017 000413 000025 000001 100021 000360 000001 100022 000001 100023 000001 100024 000001 100025 0004.00 000002 000003 100026 000000 000000 000000 000001 100027 000420 100030 000001 000025 100031 005000 005000 005000 005000 000440 005000 005000 005000 005000 005000 005000 005000 005000 000460 005000 005000 005000 005000 005000 005000 005000 005000 000500 005000 005000 005000 005000 005000 001400 005000 005000 000520 001400 005000 005000 005000 001400 001400 005000 001400 000540 005000 005000 001400 001400 005000 005000 005000 005000 000560 005000 005000 001400 001400 000001 100032 100033 000012 000600 100034 100035 000001 100036 000001 002400 002400 002400 000620 000001 100037 100040 000025 000001 000001 100042 000001 000640 000013 100043 000001 100044 100045 100046 100047 100050 000660 100051 000421 100052 100053 100054 100055 100056 100057 000700 100060 100061 100062 100063 100064 100065 100066 100067 000720 100070 100071 100072 100073 007000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 000000 000000 000000 005000 006400 000000 000000 000000 000020 000000 000000 000000 000000 000000 000000 007400 007400 000040 007400 007400 007400 007400 007400 007400 007400 007400 000060 007400 007400 007400 007400 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 177777 177777 177777 177777 000700 177777 177777 177777 177777 000000 177777 177777 002406 000720 177777 002004 177777 177405 177777 177777 177777 177777 000740 177777 177777 177777 177777 177777 177777 177777 177777 000760 111171 177777 177777 177777 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 020040 020040 000020 020040 020040 020040 020040 020040 020040 020040 020040 000040 020040 020040 020040 020040 020040 020040 020040 020040 000060 020040 020040 020040 020040 020040 020040 020040 020040 000100 020040 020040 020040 020040 020040 020040 020040 020040 000120 020040 020040 020040 020040 020040 020040 020040 020040000140 020040 020040 020040 020040 020040 020040 020040 020040

000160 020040 020040 020040 020040 020040 020040 020040 020040 000200 020040 020040 020040 020040 020040 020040 020040 020040 000220 020040 020040 020040 020040 020040 020040 020040 020040 000240 020040 020040 020040 020040 020040 020040 020040 020040 000260 020040 020040 020040 020040 020040 020040 020040 020040 000300 020040 020040 020040 020040 020040 020040 020040 020040 000320 020040 020040 020040 020040 020040 020040 020040 020040 000340 020040 020040 020040 020040 020040 020040 020040 020040 000360 020040 020040 020040 020040 020040 020040 000024 000000 000400 056614 056424 056424 056424 056424 000006 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000, 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000200 000001 000620 000202 000203 000204 000205 000206 000207 000210 000211 000640 000212 000213 001012 001175 001005 001017 001014 001215 000660 001010 001011 001004 001022 000214 000216 132500 020517 000700 132500 045656 132500 035166 132500 004556 132500 034310 000720 132500 057423 132500 060227 132500 076732 132500 035206 000740 132500 035163 132500 014501 132500 102561 132500 000241 000760 132524 060177 133214 016523 132500 000000 132500 007153 000000 132500 007621 132500 071267 132500 031744 132500 012330 000020 132500 062057 132500 073631 132500 012446 132500 012453 000040 133577 011557 177777 177777 177777 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 177777 177777 177777 177777 177777 177777 177777 000160 177777 177777 177777 057200 057230 057260 057310 057340 000200 177777 177777 177777 177777 177777 177777 177777 177777 000220 177777 177777 177777 177777 177777 177777 177777 177777 000240 177777 177777 177777 177777 177777 177777 177777 177777 000260 177777 177777 177777 177777 177777 177777 177777 177777 000300 1-77777 177777 177777 177777 177777 177777 177777 177777 000320 177777 177777 177777 177777 177777 177777 177777 177777 000340 177777 177777 177777 177777 177777 177777 177777 177777 000360 177777 177777 177777 177777 177400 177777 177777 177777 000400 177777 177777 177777 177777 000000 000000 000000 000000 000420 000000 000000 000000 033464 030463 034062 030065 022043 000440 016032 014447 026471 027456 020053 015436 046533 134745 000460 134745 077745 054527 134745 000000 000000 000000 000000

000500 000000 00000o 000000.000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 000000 000000 000000 000000 020000 000000 000017 000017

000020 000050 000002 000115 000005 000012 000000 000000 000000

000040 000000 000000 000000 000000 000000 000000 000000 000000

000060 000000 000000 000000 000000 000000 000000 000000 000000

000100 000000 000000 000000 000000 000000 000000 000000 000000

000120 000000 000000 000000 000000 000000 000000 000000 000000

000140 000000 000000 000000 000000 000000 000000 000000 000000

000160 000000 000000 000000 000000 000000 000000 000000 000000

000200 000000 000000 000000 000000 000000 000003 000000 000000

000220 000000 000000 000000 000000 000000 000000 000000 000000

000240 000000 000000 000000 000000 000000 000000 000000 000000

000260 000000 000000 000000 000000 000000 000000 000000 000000

000300 000000 000000 000000 000000 000000 000000 000000 000000

000320 000000 000000 000000 000000 000000 000000 000000 000000

000340 000000 000000 000000 000000 000000 000000 000000 000000

000360 000000 000000 000000 000000 000000 000000 000000 000000

000400 000000 000000 000000 000000 000000 000000 000000 000000

000420 000000 000000 000000 000000 000000 000000 000000 000000

000440 000000 000000 000000 000000 000000 000000 000000 000000

000460 000000 000000 000000 000000 000000 000000 000000 000000

000500 000000 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 054523 000000 054523 000000 054523 00000b 054523 000000

000020 044524 000000 046103 000000 000000 000000 000000 000000

000040 000000 000000 000000 000000 000000 000000 000000 000000

000060 000000 000000 000000 000000 000000 000000 000000 000000

000100 000000 000000 000000 000000 000000 000000 000000 000000

000120 000000 000000 000000 000000 000000 000000 000000 000000

000140 000000.000000 000000 000000 000000 000000 000000 000000

000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000.000000 000000 000000 0.00660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000014 000234 000332 000504 000512 000756 054214 050666 000020 052750 052754 051056 000000 051456 051464 051612 052742 000040 050622 053600 055670 052572 050602 050470 050542 000000 000060 047542 047554 177777 177777 177777 047720 047336 050160 000100 000000 002272 046110 046372 046454 000000 000000 055710 000120 000000 000000 056374 057142 057166 057376 057410 057044 000140 056674 057454 056014 055770 057052 057130 046000 000000 000160 002260 000000 000000 000000 057370 057436 057444 057451 000200 057426 056614 000000 000000 046526 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000. 000000 000263 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000 00 0 000000 000000 000000 000004 000126 000642 000520 000000 00041 4 000 124 000020 000010 000204 000000 000000 000540 000000 000 000 000000 000404 0000 00 000035 000007 000040 000560 000727 000002 000000 001666 002004 002122 000011 000000 000600 000000 000000 000005 000005 057034 0000 1 0 000006 000005 000620 056774 000006 00000 1 00001 3 000000 000000 000000 000000 000640 000000 001024 001025 177777 177777 00i000 001001 001 002 000660 001003 001004 001005 001006 001007 001010 001011 00 1 012 000700 001013 001014 177777 001015 001016 001014 000000 00 1 0 17 000720 001020 001021 001022 001023 177777 177777 177777 177777 000740 177777 000022 000537 000340 020000 000727 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000020 000000 000000 000000 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000021 000000 000000 000000 000000 000002 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 020000 000000 000006 000006 000020 000050 000002 000115 000004 000027 000000 000000 000000 00004θ 000000 000000 000000 000000 000000 000000 000000 000000

000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000003 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 0003θ0 000000 000000 000000 000000 000000 000000 000000 000000

000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000

000460 000000 000000 000000 000000 000000 000000 000000 000000

000500 000000 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000020 044524 000000 046103 000000 000000 000000 000000 000000

000040 000000 000000 000000 000000 000000 000000 000000 000000

000060 000000 000000 000000 000000 000000 000000 000000 000000

000100 000000 000000 000000 000000 000000 000000 000000 000000

000120 000000 000000 000000 000000 000000 000000 000000 000000

000140 000000 000000 000000 000000 000000 000000 000000 000000

000160 000000 000000 000000 000000 000000 000000 000000 000000

000200 000000 000000 000000 000000 000000 000000 000000 000000

000220 000000 000000 000000 000000 000000 000000 000000 000000

000240 000000 000000 000000 000000 000000 000000 000000 000000

000260 000000 000000 000000 000000 000000 000000 000000 000000

000300 000000 000000 000000 000000 000000 000000 000000 000000

000320 000000 000000 000000 000000 000000 000000 000000 000000

000340 000000 000000 000000 000000 000000 000000 000000 000000

000360 000000 000000 000000 000000 000000 000000 000000 000000

000400 000000 000000 000000 000000 000000 000000 000000 000000

000420 000000 000000 000000 000000 000000 000000 000000 000000

000440 000000 000000 000000 000000 000000 000000 000000 000000

000460 000000 000000 000000 000000 000000 000000 000000 000000

000500, 000000 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 000001 153500 153074 000401 020040 000000 000000 000000

000020 010046 012700 153053 104527 012600 012700 153050 104500 000040 142776 000200 000006 000207 030524 000040 000000 000000 000060 000000 000000 000000 000000 000000 000000 005005 013703 000100 000312 012737 000001 000312 012700 000000 000404 020037 000120 000314 001414 005200 005700 001002 012704 000320 012401 000140 012402 020201 101002 062205 000774 000761 005703 001405 000160 005705 001403 012746 006001 104517 160537 000316 000207

000200 012700 153422 012701 00000l 104501 012700 153016 105060

000220 177777 105060 000000 012701 153002 012702 153010 012703

000240 153006 126067 000000 177530 101063 111204 106104 103431

000260 004767 000140 111205 042705 177740 160504 100012 062704

000300 000030 111205 042705 177637 020527 000140 001402 062704

000320 000006 111305 042705 177740 120405 002402 000261 000401

000340 000241 103017 152712 000200 105260 177777 104530 004771

000360 000000 104531 105712 100405 142712 000037 004767 000024

000400 150412 062701 000002 005202 005203 105260 000000 000711

000420 000700 000056 111204 042704 177637 104504 020427 000140

000440 0U1003 116604 000000 000411 020427 000100 001003 116604

000460 00000l 000402 116604 000002 006204 062706 000006 000207

000500 004777 025432 000207 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 0 00000 000000 000000

000620 00 0000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000

000700 000000 000000 000000 000000 000000 000000 000000 000000

000720 000000 000000 000000 000000 000000 000000 000000 000000

000740 000000 000000 000000 000000 000000 000000 000000 000000

000760 000000 000000 000000 000000 000000 000000 000000 000000

000000 000000 000000 000000 000000 020000 000000 000313 000313

000020 000050 000002 000115 000005 000037 000000 000000 000000

000040 000000 000000 000000 000000 000000 000000 000000 000000

000060 000000 000000 000000 000000 000000 000000 000000 000000

000100 000000 000000 000000 000000 000000 000000 000000 000000

000120 000000 000000 000000 000000 000000 000000 000000 000000

000140 000000 000000 000000 000000 000000 000000 000000 000000

000160 000000 000000 000000 000000 000000 000000 000000 000000

000200 000000 000000 000000 000000 000000 000003 000004 000000

000220 000000 000000 000000 000000 077606 045206 000000 000000

000240 000000 000000 000000 000000 000000 000200 000000 000000

000260 000000 000000 000000 000000 000000 000000 000000 000000

000300 000000 000000 000000 000000 000000 000000 000000 000000

000320 000000 000000 000000 000000 000000 000000 000000. 000000

000340 000000 000000 000000 000000 000000 000000 000000 000000

000360 000000 000000 000000 000000 000000 000000 000000 000000

000400 000000 000000 000000 000000 000000 000000 000000 000000

000420 000000 000000 000000 000000 000000 000000 000000 000000

000440 000000 000000 000000 000000 000000 000000 000000 000000

000460 000000 000000 000000 000000 000000 000000 000000 000000

000500 000000 000000 000000 000000 000000 000000 000000 000000

000520 000000 000000 000000 000000 000000 000000 000000 000000

000540 000000 000000 000000 000000 000000 000000 000000 000000

000560 000000 000000 000000 000000 000000 000000 000000 000000

000600 000000 000000 000000 000000 000000 000000 000000 000000

000620 000000 000000 000000 000000 000000 000000 000000 000000

000640 000000 000000 000000 000000 000000 000000 000000 000000

000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 00000o 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 054523 000000 054523 000000 054523 000000 054523 000000 000020 044524 000000 046103 000000 000000 000000 000000 000000 000040 000000 000000 000000 000000 000000 000000 000000 000000 000060 000000 000000 000000 000000 000000 000000 000000 000000 000100 000000 000000 000000 000000 000000 000000 000000 000000 000120 000000 000000 000000 000000 000000 000000 000000 000000 000140 000000 000000 000000 000000 000000 000000 000000 000000 000160 000000 000000 000000 000000 000000 000000 000000 000000 000200 000000 000000 000000 000000 000000 000000 000000 000000 000220 000000 000000 000000 000000 000000 000000 000000 000000 000240 000000 000000 000000 000000 000000 000000 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000 000000 010046 012700 101542 104527 012600 012767 131150 101230 000020 000000 012700 102725 004767 030640 005005 005705 001060 000040 004767 000136 012700 101634 004767 030726 005705 001411 000060 010046 012700 101542 104527 012600 012700 101542 104500 000100 000436 105767 001505 001006 012767 000144 001504 004767 000120 030624 000424 112767 00000l 001406 105767 001402 001416 000140 004767 000114 005705 001403 105067 001364 000406 005700 000160 001404 010067 001434 004767 030554 000757 005005 000716 000200 000207 005000 105067 001407 105067 001324 005067 001414 000220 005067 001030 105067 001311 005067 001366 010001 000404 000240 020127 000020 001404 005201 105061 101542 000771 000207 000260 010146 010246 010346 010446 005005 012700 100440 012701 000300 000006 005002 016703 001324 000303 105003 156703 001220 000320 012704 000614 004767 030020 103432 010001 016000 000002 000340 001402 004767 030434 005705 001021 005000 016102 000004 000360 001413 004712 005705 001007 105767 001144 001404 005700 000400 001002 105267 001132 000402 105267 001124 000404 012700 000420 000001 105067 001112 012604 012603 012602 012601 000207 000440 005001 101652 111346 006001 101662 111454 007001 102042 000460 113300 012001 102460 112516 013Q01 102442 112436 014001 000500 102300 113134 015001 102154 113226 017001 102526 120512 000520 017002 101676 104344 017003 101662 104412 017004 101706 000540 104630 017005 101724 104630 017006 101742 104726 017007 000560 101756 105176 017010 101774 105234 017011 102442 103216 000600 017012 102110 103516 017013 102132 103600 017014 102054 00Θ620 104164 017015 102066 104264 020001 102526 120512 020002 000640 10.2300 114664 020003 102110 115002 020004 102122 115026 000660 020005 102054 115104 020006 101724 115142 020007 101756 000700 115172 020010 102352 115224 020011 102366 115260 020012 000720 102404 115306 020013 102422 115360 021001 102220 110076 000740 021002 102442 107774 021003 102110 102736 024001 101652 000760 110534 025001 102220 110076 025002 102442 107604 031001 000000 102460 106464 031002 101662 106220 031401 102460 105402 000020 031402 101676 105534 032001 102300 117332 032002 102122 000040 116434 032401 102526 106414 032402 102012 106106 033001 000060 102264 117016 033002 101724 117062 033003 101756 117126 000100 033004 102352 117174 033005 102366 117232 033006 102404 000120 117260 033007 102422 117304 033401 102300 116722 033402 000140 101724 117062 033403 101756 117126 033404 102352 117174 000160 033405 102366 117232 033406 102404 117260 033407 102422 000200 117304 034001 102300 117340 034002 102154 116570 034401 000220 101662 106322 034402 102024 105774 035401 102316 105756 000240 036001 102334 106070 043001 102042 120662 000000 000000 000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 051105 047522 036522 000000 000000 006412 000640 047503 046515 047101 036504 000000 000000 050505 021520 000660 000075 000000 052123 052101 047511 036516 000000 000000 000700 047503 036523 000000 000000 042523 051103 042440 050121 000720 036443 000000 000000 042504 052123 042440 050121 036443 000740 000000 000000 047522 052125 036505 006412 000075 000000 000760 042504 052123 043440 047522 050125 000075 000000 042523 000000 051103 043440 047522 050125 000075 000000 047520 052122 000020 050131 000075 000000 047111 041524 052120 051040 036524 000040 000000 000000 051107 052517 036520 000000 000000 047510 000060 044515 043516 000077 000000 042524 046522 047111 046101 000100 044040 047125 037524 000000 000000 042515 041115 051105 000120 000075 000000 041524 051517 000075 000000 044514 042516 000140 043440 050122 052040 050131 036505 000000 000000 047125 000160 020101 047532 042516 000075 000000 041523 020123 050505 000200 021520 000075 000000 051117 020123 050505 021520 000075 000220 000000 046123 020103 050505 021520 000075 000000 044123 000240 020114 050505 021520 000075 000000 051117 020107 050505 000260 021520 000075 000000 051124 020113 050505 021520 000075 000300 000000 051124 020113 051107 052517 036520 000000 000000 000320 040504 051440 040524 044524 047117 000075 000000 044516 000340 051440 040524 044524 047117 000075 000000 040504 020131 000360 050505 021520 000075 000000 040504 020131 051107 052517 000400 036520 000000 000000 044516 044107 020124 050505 021520 000420 000075 000000 044516 044107 020124 051107 052517 036520 000440 000000 000000 044514 042516 043440 047522 050125 000075 000460 000000 044514 042516 042440 050121 036443 000000 000000 000500 051107 052517 024120 046123 024503 000075 000000 051124 000520 020113 052122 000075 000000 040516 047057 020105 050505 000540 021520 000075 044514 051516 051503 050103 051507 046110 000560 044114 046061 031110 051117 047501 051522 051117 047507 000600 051122 046123 044103 046517 047111.000107 047516 026516 000620 047510 044515 043516 052000 051105 044515 040516 000114 000640 044503 041522 046125 051101 041400 046101 020114 044520 000660 045503 050125 020000 051106 042505 024000 040504 051440 000700 040524 044524 047117 000051 047050 020111 052123 052101 000720 047511 024516 040400 046504 047111 006412 000000 004767 000740 016264 005700 001022 026727 177160 00000l 001004 026727 000760 177126 00000l 001410 016703 176476 016767 177112 176502 000000 004767 021746 000402 012700 000247 000207 010Ϊ46 010246 000020 010346 010446 016700 075716 012701 000004 005002 012703 000040 177777 016704 076356 004767 025276 103450 010067 176436 000060 005001 005767 176766 001002 052701 000400 026727 177032 000100 000004 001405 032777 000004 176146 001001 005201 004767 000120 022256 062700 000002 005001 004767 022244 016700 176156 000140 062700 000004 016701 176346 004767 022224 062700 000002 000160 016701 176304 004767 022210 005000 000404 012700 000173 000200 105067 176334 012604 012603 012602 012601 000207 010146 000220 010246 016700 177214 004767 015346 005700 001105 012700 000240 000237 126727 176575 00000l 001077 005000 005767 176034 000260 001473 004767 023436 005700 001067 012700 000240 116701 000300 176270 016702 176624 020127 000006 001403 020227 000001 000320 001453 005200 020127 000005 001403 020227 000002 001444 000340 005200 020127 000006 001403 020227 000003 001435 005200 000360 020127 000003 001403 020227 000004 001426 012700 000241 000400 004577 075636 101276 000007 103403 020227 000002 001414 000420 004577 075616 101276 000013 116700 176143 005600 001003 000440 012700 000404 000401 005000 005700 001016 016700 175610 000460 016701 176356 004767 021710 005767 175620 001002 105267 000500 176036 005000 004767 024156 012602 012601 000207 010346 000520 004767 015502 005700 001022 026727 176376 00000l 001004 000540 026727 176344 000001 001410 016767 176334 175724 016703 000560 175706 004767 021164 000402 012700 000247 012603 000207 000600 010146 010246 010446 004767 015346 005700 001157 005001 000620 004577 075416 101276 000007 006101 016702 176274 020227 000640 00000l 001010 126727 175722 000005 001002 105701 001402 000660 012700 000244 020227 000002 001010 126727 175674 000005

000700 001002 105701 001002 012700 000245 120227 000003 001006

000720 126727 175646 000006 001402 012700 000242 120227 000004

000740 001006 126727 175624 000003 001402 012700 000243 005700

000760 001075 016700 074746 016701 075424 060001 012702 0000l0

000000 004767 024220 020427 00000l 001055 010067 175300 016701

000020 176110 052701 040000 004577 075210 101276 000013 103402

000040 052701 000400 004767 021330 010001 016700 175234 004767

000060 021316 026727 176044 00000l 001023 012767 00000l 175754

000100 004767 176710 005700 001013 016700 175202 062700 000002

000120 012701 100000 005201 004767 021246 004767 021352 000401

000140 005000 000404 012700 000172 105067 175364 012604 012602

000160 012601 000207 010146 004767 015740 005700 001031 010167

000200 175652 004767 176606 005700 001023 026727 175714 000002

000220 001417 016700 175070 062700 000002 005001 005767 175614

000240 001402 052701 100000 005201 004767 021124 004767 021230

000260 012601 000207 010146 004767 015640 005700 001021 016700

000300 175014 062700 000002 006001 006001 006001 005767 175534

000320 001402 052701 100000 005201 004767 021044 004767 021150

000340 012601 000207 004767 014466 005700 001016 016767 175316

000360 175110 016767 174706 174706 116767 175175 175174 112767

000400 000002 175164 004767 023004 000207 010146 010246 010346

000420 010446 004767 000666 005700 001072 016700 174642 016701

000440 175026 004767 020732 004767 023320 116700 175114 020027

000460 000001 001441 020027 000007 001436 020027 00001.3 001433

000500 016700 074236 012701 000004 005002 012703 177777 016704

000520 074700 004767 023622 103412 010067 174534 012700 100000

000540 004767 020150 004767 002370 005000 000404 012700 000170

000560 105067 174754 000414 016700 174472 116701 174776 000301

000600 105001 056701 174664 004767 020566 004767 020672 012604

000620 012603 012602 012601 000207 010146 004767 014460 005700

000640 001030 026767 175004 174620 001422 126727 174711 000002

000660 001013 016700 174402 016701 174760 052701 100000 004767

000700 020476 004767 020602 000402 012700 000153 000402 012700

000720 000154 012601 000207 010146 010246 010346 010446 016700

000740 074002 012701 0000i0- 005002 012703 177777 016704 074446

000760 004767 023364 103473 010004 116700 174545 020027 000001 000000 103462 020027 000016 101057 012701 101532 000405 020127

000020 101524 001404 062701 177776 005011 000771 012700 101542 000040 104547 105710 001035 005002 000405 020227 000006 001411 000060 062702 000002 010400 060200 016201 101524 004767 020300 000100 000764 166704 073636 006204 006204 006204 052704 001000 000120 010401 016700 174142 004767 020246 004767 020352 000402 000140 012700 000215 000402 012700 000214 000404 012700 000171 000160 105067 174354 012604 012603 012602 012601 000207 010146 000200 004767 014320 005700 001010 016700 174054 016701 174622 000220 004767 020154 004767 020260 012601 000207 010146 016700 000240 174532 004767 013650 005700 001017 026727 174654 000003 000260 001011 016700 174002 016701 174550 004767 020102 004767 000300 020206 000402 012700 000236 012601 000207 010146 010246 000320 004767 014364 005700 001022 005767 174316 100015 004767 000340 016512 020027 040000 001005 020127 002000 001002 005000 000360 000402 012700 000205 000402 012700 000204 012602 012601 000400 000207 004767 013710 005700 001011 126727 174151 000002 000420 001003 004767 022072 000402 012700 000153 000207 010146 000440 004767 014244 005700 001006 016701 174176 100002 012700 000460 000207 000406 105767 174051 001003. 005000 012701 177777 000500 005700 001012 020112 001003 012700 000206 000405 010200 000520 004767 017654 004767 017760 012601 000207 010146 004767 000540 013274 005700 00H02 026767 174124 173716 001474 126767 000560 174007 174006 001065 004577 073450 101276 000007 006100 000600 004577 073436 101274 000007 005600 001047 004577 073422 000620 101276 000013 006100 004577 073410 101274 000013 005600 000640 001031 004767 021546 005700 001024 005777 173406 100005 000660 016700 173404 062700 000002 000402 016700 173366 005001 000700 116701 173670 000301 056701 173764 004767 017462 004767 000720 017566 000402 012700 000404 000402 012700 000373 000402 000740 012700 000372 000402 012700 000254 012601 000207 010246 000760 012702 001642 004767 177446 012602 000207 010146 004767 000000 013616 005700 001027 026767 174012 173504 001421 020127 000020 002000 001013 016700 173252 016701 173770 052701 100000 000040 004767 017334 004767 017440 000402 012700 000270 000402 000060 012700 000267 012601 000207 010246 012702 001644 004767 000100 177334 012602 000207 010146 004767 013314 005700 001036 000120 026767 173666 173374 001430 004577 073114 004040 101470 000140 042700 040000 020067 173642 001012 016700 173106 016701 000160 173630 000301 004767 017210 004767 017314 000404 012700 000200 000157 105067 173332 000402 012700 000313 012601 000207 000220 010146 004767 177066 005700 001032 005001 116701 173333 000240 000301 056701 173224 005777 173.012 100005 0167.00 173010 000260 062700 000002 000402 016700 172772 004767 017102 016700 000300 172776 016701 173162 004767 017066 004767 017172 012601 000320 000207 010146 010246 004767 013356 005700 001024 005767 000340 173310 100017 004767 015504 020027 040000 001007 020127 000360 002000 001004 004767 021402 005000 000402 012700 000205 000400 000402 012700 000204 012602 012601 000207 004767 012676 000420 005700 001017 105767 173137 100003 012700 000312 000411 000440 126727 173123 00000l 101403 012700 000156 000402 004767 000460 021036 000207 010146 004767 012624 005700 001022 126727 000500 173065 000002 001014 016700 172566 016701 072756 052701 000520 100000 004767 016652 004767 020766 005000 000402 012700 000540 000153 012601 000207 010146 010246 010346 005000 016701 000560 072160 010102 066702 072632 005700 001024 020102 103022 000600 020167 172464 001414 011103 166703 172664 001003 012700 000620 000350 000405 020327 003000 001002 012700 000351 062701 000640 000004 000752 005700 001042 016701 072120 010102 066702 000660 072550 005700 001033 020102 103031 011103 042703 007400 000700 162703 020000 020367 172570 001002 012700 000352 020327 000720 020005 001011 016103 000002 162703 100000 020367 172540 000740 001002 012700 000354 062701 000004 000743 012603 012603 000760 012601 000207 010146 010246 010346 010446 010546 016700 000000 071740012761 000004 012702 040000 016703 172452 052703 000020 100000 016704 072374 004767 021316 103032 005000 016701 000040 071732 010102 066702 072362 005700 001021 020102 103017 000060 011103 042703 007400 020327 040005 001006 026167 000002 000100 172366 001002 012700 000355 062701 000004 000755 000402 000120 012700 000347 012605 012604 012603 012602 012601 000207

000140 012701 000007 116700 172422 020027 000012 001003 012701

000160 000005 000425 020027 000002 001003 012701 000003 000417

000200 020027 0000l0 001003 012701 000004 000411 020027 000011

000220 001002 005301 000404 020027 000004 001401 005201 110167

000240 172276 016700 172022 062700 000002 116701 172316 000301

000260 105001 056701 172204 004767 016106 000207 010146 010246

000300 004577 071736 101276 000007 103047 105067 172253 005002

000320 126727 172245 000005 001427 120267 172242 103024 005202

000340 010201 006301 062701 000004 066701 171742 011167 172272

000360 02:6727 172266 000000 002406 026767 172256 172072 001402

000400 004767 013320 000745 126727 172157 000005 001403 012700

000420 000245 000401 005000 000402 012700 000244 012602 012601

000440 000207 010146 004767 011646 005700 001052 005067 172056

000460 116700 172103 100003 012701 047125 000403 001002 012701

000500 042516 020027 000001 001002 012701 040516 010167 172014

000520 020027 000002 001017 116701 172037 010100 006300 060100

000540 116067 102541 171766 116067 102542 171761 116067 102543

000560 171754 000405 020027 000003 001002 004767 010326 005000

000600 012601 000207 010146 016700 172630 004767 010762 005700

000620 001022 004767 013534 005701 001414 004767 020030 104514

000640 004767 000026 004767 017170 104555 105067 171662 005000

000660 000402 012700 000360 012601 000207 010146 010246 012700

000700 000003 016701 171410 062701 000002 012702 177777 004767

000720 015456 062701 000002 010102 016700 171546 006300 060001

000740 116700 171632 006300 060002 012700 177777 004767 015420

000760 010002 004767 016502 012602 012601 000207 010146 016700

000000 172440 004767 011110 005700 001030 026727 172114 00000l

000020 001404 026727 172104 000002 001016 004767 013324 005701

000040 001007 004767 016656 005700 001002 004767 017610 000402

000060 012700 000251 000402 012700 000250 012601 000207 004767

000100 011214 005700 001012 126727 171455 000002 001004 126727

000120 171447 000013 001402 012700 000161 004767 017362 000207

000140 010046 010146 126727 171420 000002 001012 126727 171412

000160 000012 001006 016700 171116 012701 177777 004767 015200

000200 104514 105767 171407 001447 105767 171402 001006 105767

000220 171354 001402 004767 177442 000436 016700 171054 005001

000240 004767 015134 016700 171246 005301 004767 015122 105767

000260 171314 001003 012702 000004 000402 012702 000006 066702

000300 171014 016700 171010 000404 020002 001405 062700 000002

000320 004767 015054 00077J, 012601 012600 000207 004767 017160

000340 126727 171224 000002 001015 126727 171216 000013 001011

000360 012767 000400 171454 004767 016252 005700 001402 012700

000400 000353 005700 001052 105767 171203 001423 004767 017246 000420 004767 016126 005700 001403 004767 176112 000412 126727

000440 171126 000002 001006 126727 171120 000005 001002 004767

000460 176612 005700 001022 004767 176272 005700 001016 126727

000500 171066 000002 001012 026767 170756 071126 001404 026767

000520 170746 071120 001002 012700 000346 000207 010146 010246

000540 004767 010552 005-700 001123 126727 171013 000002 002515

000560 004767 177550 005700 001110 004577 070454 004240 101470

000600 010001 000301 105001 016700 170452 004767 014562 126727

000620 170746 000002 0bi0i0 016700 170450 016701 070636 052701 000640 100000 004767 014532 005777 170412 100010 012767 177777 000660 170410 004767 017524 004767 177246 000401 104514 004767 000700 016136 104555 105767 170705 001434 105767 170700 001431 000720 012701 102042 062701 000002 012700 101542 012702 000006 000740 004767 016052 016701 170530 012702 005003 104526 012701 000760 102665 012702 000005 004767 016024 012700 101542 104500 000000 006105 005000 105067 170530 000402 012700 000160 012602 000020 012601 000207 010046 010146 012700 101676 012701 000003 000040 004767 017464 005705 001134 105767 170543 001006 012700 000060 101662 012701 101563 004767 017504 005705 001121 105767 000100 170512 001437 012700 102442 012701 000004 004767 017410 000120 005705 001027 012700 102132 012701 00000l 004767 017370 000140 005705 001017 105767 170427 001404 012700 102651 104500 000160 006105 005705 001006 012700 102110 012701 000002 004767 000200 017326 116700 170363 020027 0000l0 001005 012700 101724 000220 004767 017404 000445 020027 000012 001007 012700 101742 000240 016701 170040 004767 017326 000433 020027 000002 001005 000260 012700 101706 004767 017340 000423 020027 000004 001007 000300 012700 101774 012701 000004 004767 017214 000411 020027 000320 000011 001006 012700 101756 012701 000004 004767 017170 000340 012601 012600 000207 010146 004767 176066 005700 001034 000360 012700 101534 104500 006105 001024 126727 170171 000002 000400 001003 004767 177416 000415 126727 170153 000003 001003 000420 004767 006562 000406 012700 102012 012701 000003 004767 000440 017066 005000 105067 170070 012601 000207 010146 004767 000460 010226 005700 001036 005767 170160 100007 012700 102024 000500 012701 000003 004767 017020 000421 012700 101652 004767 000520 017106 005705 001013 112767 00000l 170057 112767 000005 000540 167777 112767 000001 170047 004767 177572 005000 110067 000560 167756 012601 000207 010046 010146 126727 167774 000013 000600 001037 016767 167662 170042 012767 000400 170224 026727 000620 170220 001000 103025 004767 015012 005767 170252 001417 000640 012700 102476 016710 170172 012.701 000004 004767 016650 000660 00S705 001403 012767 000777 170150 005267 170144 000747 000700 012601 012600 000207 010046 010146 010246 105767 167655 000720 001456 026727 170204 00000l 001413 005767 170116 001404 000740 012700 102605 104500 000403 012700 102614 104500 006105 000760 001035 016701 167326 062701 000006 116702 167577 006302 000000 060102 162702 000002 020102 101021 005705 001017 026727 000020 167276 040000 001003 012700 102460 000402 012700 102264 000040 012110 042710 140000 004767 016556 000755 000425 005002 000060 005067 167566 005702 001020 004767 015136 005702 001013 000100 012700 102264 016710 167542 004767 016514 005705 001401 000120 005202 005267 167524 000756 012602 012601 012600 000207 000140 010046 010146 010246 010402 042702 177000 005067 167472 000160 026767 167466 067272 101117 004767 010530 005700 001110 000200 005777 167056 100105 020467 167512 001405 005704 100040 000220 020267 167532 001035 020127 000003 001003 012700 102264 000240 000426 116701 167323 020127 000002 001002 012700 102170 000260 020127 000010 001002 012700 102204 020127 000004 001002 000300 012700 102234 020127 000011 001002 012700 102250 000425 000320 020127 000003 001022 020.467 170020 001403 020467 170044 000340 001002 012700 102264 005704 100010 020267 170010 001403 000360 020267 170036 001002 012700 102264 005700 001411 016710

000400 167250 004767 016222 005705 001403 016767 067042 167232

000420 005267 167226 000655 012602 012601 012600 000207 010146

000440 010446 016700 167774 004767 006444 005700 001015 016704

000460 167360 052704 100000 004767 177446 005705 001002 004767

000500 000162 105067 167032 005000 012604 012601 000207 010146

000520 010446 004767 006570 005700 001052 126727 167031 000002

000540 001044 004767 014752 016704 166716 004767 177362 005705

000560 001030 004767 000076 005705 001024 004767 176770 005705

000600 001020 020467 067034 001004 012700 102673 104500 006105

000620 005705 001007 020467 067014 001004 012700 102710 104500

000640 006105 105067 166672 005000 000402 012700 000153 012604

000660 012601 000207 010046 010146 010246 005067 167126 026767

000700 167122 066552 101054 004767 011142 020027 040000 001015

000720 121227 000005 001011 026204 000002 001006 012700 102024

000740 012701 000003 004767 015560 000422 020027 020000 001017

000760 005704 100015 032704 000400 001012 120412 001010 012700

000000 102514 016710 167016 012701 000003 004767 015512 005705

000020 001403 016767 066430 166774 005267 166770 000720 012602

000040 012601 012600 000207 010146 005000 005005 005705 001024

000060 012701 000377 004767 013316 005705 001015 012700 102300

000100 016710 166736 012701 000004 004767 015414 005705 001003

000120 016700 166716 005200 000752 012601 000207 010146 010446

000140 004767 006710 005700 001024 026727 166144 000000 001016

000160 016704 166655 052704 100000 004767 176744 005705 001002

000200 004767 177460 105067 166330 005000 000402 012700 000232

000220 012604 012601 000207 010246 010346 010446 004767 006754

000240 005700 001012 012702 000002 012703 140177 016704 166674

000260 000304 006204 004767 177556 012604 012603 012602 000207

000300 010146 016700 166534 004767 005266 005700 001076 005767

000320 165772 001004 012700 102665 104500 000464 016767 166502

000340 166136 026727 165752 040000 001041 012700 102132 012701

000360 000001 004767 015142 005705 001007 105767 166201 001404

000400 012700 102651 104500 006105 005705 001017 026727 166512

000420 000002 001013 005767 166436 001404 012700 102627 104500

000440 000403 012700 102640 104500 006105 000410 012700 102154

000460 005710 001404 012701 000003 004767 015034 005705 001002

000500 004767 176202 105067 166030 005000 012601 000207 010346

000520 010446 010546 010146 016700 065210 010004 066704 065662

000540 016705 165740 000305 056705 165726 012703 000001 005703

000560 001516 020004 103114 021027 177777 001104 126727 166006

000600 000006 001414 011601 004767 011566 062700 000002 010501

000620 004767 011554 162700 000002 005003 000464 020067 065102

000640 001425 116001 177776 042701 177400 02601.6 177774 001016

000660 020167 165614 001013 010201 004767 011504 062700 000002

000700 010501 004767 011472 162700 000006 005003 005703 001432

000720 010001 062701 000004 020104 103025 116001 000006 042701

000740 177400 026002 000004 001016 020167 165524 001013 011601

000760 004767 011114 062700 000002 010501 004767 011402 162700

000000 600002 005003 005703 001402 062700 000004 000660 105703 000020 001454 126727 165560 000006 001050 016700 064704 162704 000040 000004 005703 001442 020004 103040 021027 177777 001032 000060 026027 000004 177777 001026 011601 004767 011302 062700 000620 012767 000001 163654 005002 005702 001047 005700 001045 000640 016700 163422 062700 000002 016701 163630 000301 056701 000660 163616 004767 007206 005700 001012 126727 163710 000006 000700 001006 016700 163360 062700 000006 004767 007156 005700 000720 001013 126727 163654 000001 001005 005267 163714 004767 000740 011270 000402 004767 011366 000727 005700 001043 005067 000760 .164042 026767 164036 063466 101035 005700 001033 004767 000004) 006052 020027 020000 001022 121267 163464 001015 062702 000020 000002 010200 016701 163454 000301 011002 042702 177400 000040 050201 004767 007026 000401 005000 000401 005000 005267 000060 163742 000737 005700 001002 004767 007414 105067 163440 000100 012602 012601 000207 010146 010246 016700 T63152 020110 000120 001402 004767 007252 062700 000004 116701 163450 020127 000140 000006 001005 020210 001403 010201 004767 007222 016767 000160 163306 163466 012767 000001 163310 005002 005000 005702 000200 001074 005700 001072 126727 .163370 000001 001403 004767 000220 011114 000404 005267 163422 004767 010776 005702 001054 000240 026767 163022 163022 001450 016700 163012 012701 177777 000260 004767 006610 005700 001040 126727. 163312 000006 001006 000300 016700 162762 062700 000004 004767 006560 005700 001024 000320 026727 162730 000134 101016 016767 162726 162726 012700 000340 100000 126727 163240 000006 001002 052700 040000 004767 000360 006332 000402 012700 000176 000702 005700 001014 005767 000400 162652 001007 004767 001212 105267 163124 012700 000437 000420 000402 004767 007062 012602 012601 000207 010146 004767 000440 003342 005700 001047 026767 163450 163030 001441 126767 000460 163117 163116 001032 126767 163113 163112 001014 126767 000500 163101 163100 001005 004767 011304 004767 177076 000402 000520 012700 000436 000411 012700 000434 105767 163047 001403 000540 105767 163042 001001 005200 000402 012700 000433 000402 000560 012700 000432 012601 000207 010146 010246 004767 003414 000600 016702 163350 105767 162731 001003 005000 005002 000406 000620 105767 162767 001403 105702 001001 005000 005700 001026 000640 020267 162642 001003 012700 000421 000420 016700 162436 000660 062700 000002 011001 042701 037600 000302 006202 042702 000700 140177 050201 004767 006470 004767 006574 012602 012601 000720 000207 004767 003126 005700 001007 004767 010562 112767 000740 000001 162654 004767 000652 000207 005700 001017 126727 000760 162624 000006 001003 010102 016701 162500 105767 162620 000000 001403 004767 177100 000402 004767 176420 000207 004767 000020 002274 005700 001015 126727 162535 000003 001007 004767 000040 010456 105067 162552 004767 000550 000402 012700 000162 000060 000207 010146 004767 000662 105767 162445 001412 005700 000100 001010 105767 162512 001403 004767 176772 000402 004767 000120 176312 012601 000207 010146 016701 162622 004767 000550 000140 004767 000440 005700 001010 105767 162444 001403 004767 000160 176724 000402 004767 176244 012601 000207 010146 004767 000200 000550 105767 162333 001407 005700 001005 010167 162254 000220 112767 000005 162312 012601 000207 010146 016701 163126 000240 004767 000444 005700 001002 010167 162220 012601 000207 000260 010146 004767 000464 105767 162247 001402 004767 177452 000300 012601 000207 010146 016701 163110 004767 000372 004767 000320 000262 004767 177424 012601 000207 004767 002516 000207 000100 000002 010501 004767 011270 062700 000002 010201 004767 000120 011256 062700 000002 010501 004767 011244 162700 000006 000140 005003 000402 062700 000004 000734 005703 001414 126727 000160 165424 000006 001003 012700 000175 000402- 012700 000170 000200 105067 165334 000403 010067 165056 005000 012601 012605 000220 012604 012603 000207 010146 010246 010346 010446 016700 000240 064504 012701 000004 005002 012703 177777 016704 065144

.000260 004767 014064 103005 012700 000173 105067 165242 000537 000300 010067 165212 126727 165272 000001 001003 012702 000006 000320 000402 012702 000010 016700 064402 010001 066701 065056 000340 004767 013660 020427 000001 001405 012700 000172 105067 000360 165156 000505 010067 164726 010001 016700 164714 004767 000400 010776 005001 005767 165100 001002 052701 000400 126727 000420 165160 000001 001401 005201 016700 165062 004767 010740 000440 062700 000002 005001 004767 010726 126727 165124 000001 000460 001002 052701 020000 016700 164624 004767 010702 005001 000500 126727 165076 000001 001406 005201 005767 164772 001402 000520 052701 100000 062700 000002 004767 010644 062700 000002 000540 016701 164752 004767 010630 126727 165026 000001 001406 000560 062700 000002 016701 164700 004767 010604 005000 012604 000600 012603 012602 012601 000207 010346 004767 002546 005700 000620 001017 116703 164754 005777 164460 001410 020327 00000l 000640 001405 016703 164622 004767 010100 000402 004767 010630 000660 012603 000207 016700 165410 004767 003704 005700 001040 000700 105767 165137 001033 004767 012754 112767 000003 164650 000720 005767 164372 001003 105267 164606 000417 004767 010706 000740 004767 012450 005700 001011 126727 164626 000001 001003 000760 004767 003040 000402 004767 011732 000402 012700 000233 000000 000207 004767 004220 005700 001005 016767 165072 164462 000020 004767 003000 000207 004767 004752 005700 001022 004767 000040 012754 005067 164442 004767 012342 005700 001012 126727 000060 164520 000001 001006 004767 177134 005700 001002 004767 000100 002722 000207 010146 004767 005020 005700 001010 010167 000120 164366 004767 177100 005700 001002 004767 002666 012601 000140 000207 010146 004767 002602 105767 164365 001404 005700 000160 001002 004767 177422 012601 000207 010146 016701 164556 000200 004767 002504 004767 002374 005700 001002 004767 177370 000220 012601 000207 010146 004767 002520 105767 164303 001406 000240 005700 001004 010167 164224 105267 164264 012601 000207 000260 010146 016701 165100 004767 002416 005700 001002 010167 000300 164172 012601 000207 010146 010246 004767 002434 105767 000320 164217 001413 005700 001011 126727 164252 000006 001003 000340 010102 016701 164126 004767 177236 012602 012601 000207 000360 010146 010246 016701 165032 004767 002314 004767 002204 000400 005700 001011 126727 164176 000006 001003 010102 016701 000420 164052 004767 177162 012602 012601 000207 010346 016703 000440 163626 116700 164140 020113 001015 020027 000006 001003 000460 020263 000004 001007 004767 002130 105267 164042 012700 000500 000437 000442 004767 011042 004767 001650 005700 001034 000520 012767 177777 163544 126727 164054 000006 001017 016700 000540 163526 062700 000004 020300 001002 010067 163514 162700 000560 000010 020300 001003 016767 163476 163476 010367 163470 000600 004767 012606 004767 007700 012603 000207 010146 010246 000340 004767 002510 005700 001005 105767 162232 001002 012700 000360 000420 000207 010346 010446 010546 016703 061344 010304 000400 066704 062016 012700 00000l 020304 103045 005700 001443 000420 116305 000002 042705 177400 021301 001032 020567 162040 000440 001027 126727 162140 000006 001402 005000 000420 062703 000460 000004 116305 000002 042705 177400 020304 103010 021302 000500 001006 020567 161772 001003 005000 162703 000004 000402 000520 062703 000004 000731 005700 001003 010367 161532 000402 00D540 004767 173752 005700 001012 012700 100000 126727 162026 000560 000006 001002 052700 040000 004767 005120 012605 012604 000600 012603 000207 105767 161731 001003 005000 012701 160000 000620 000207 126121 161760 000002 001004 112767 00000l 161700 000640 000422 126727 161740 000006 001004 112767 000003 161660 000660 000412 126727 161720 000005 001004 112767 000005 161640 000700 000402 012700 000163 000207 010100 004767 001200 005700 000720 001013 026727 162204 000004 001003 012700 000231 000404 000740 016701 162076 052701 003000 000207 004767 001340 105767 000760 161557 001002 005000 000415 005700 001013 126727 161567 000000 000002 001005 016701 161642 052701 140000 000402 012700 000020 000153 000207 010146 005000 126727 161552 000002 001004 000040 112767 000005 161472 000424 126727 161532 000006 001004 000060 112767 000007 161452 000414 126727 161512 000005 001004 000100 112767 000011 161432 000404 012701 002000 004767 174470 000120 012601 000207 126727 161451 000001 001003 012767 041511 000140 161372 126727 161433 000002 001003 012767 043517 161354 000160 126727 161415 000003 001003 012767 053462 161336 112767 000200 000124 161332 000207 010146 012700 102122 012701 000003 000220 004767 010304 005705 001124 012700 102300 012701 000004 000240 004767 010264 005705 001114 126727 161325 00000l 001406 000260 012700 102110 012701 000002 004767 010234 005705 001100 000300 126727 161301 000002 001020 012700 101724 005710 100403 000320 004767 010304 000410 012700 101756 005710 100404 012701 000340 000004 004767 010162 000454 126727 161231 000006 001017 000^360 012700 102352 005710 100403 004767 010234 000410 012700 000400 102366 005710 100404 012701 000004 004767 010112 005705 000420 001027 126727 161157 000006 001404 126727 161147 000005 000440 001017 012700 102404 005710 100403 004767 010152 000410 000460 012700 102422 005710 100404 012701 000004 004767 010030 000500 105067 161034 005000 012601 000207 010146 004767 000576 000520 005700 001024 126727 161037 000O00 002416 126727 161027 000540 000001 003012 016700 160506 005010 005001 004767 004620 000560 004767 006734 005000 000402 012700 000156 012601 000207 000600 010067 161236 126727 161003 00000l 001020 105767 160721 000620 001415 004767 002656 005700 001Q06 105767 160753 001402 000640 012700 000230 000402 012700 000227 000402 012700 000226 000660 000207 010146 010246 010446 0iδl00 161146 004767 177700 000700 005700 001051 005767 160404 001444 105767 160657 001436 000720 004767 006000 005700 001427 020027 000246 001423 016700 000740 057772 010001 066701 060446 012202 000002 004767 007244 000760 020427 000001 001003 004767 005 04 000402 012700 000172

000000 005067 160534 000402 012700 000442 000402 012700 000443

000020 000402 012700 000234 012604 012602 012601 000207 126727 000040 160551 00000l 001021 105767 160467 001416 005767 160616 000060 001410 026767 160610 060362 101004 004767 002720 005000 000100 000402 012700 000253 000402 012700 00.0252 000207 004767 000120 177456 005700 001014 005767 160162 001407 026727 160160 000140 040000 001402 012700 000237 000402 012700 000234 000207 000160 105767 160427 001415 105767 160347 001412 005767 160.732 000200 001404 026727 160724 000004 101402 012700 000335 000402 000220 012700 000334 000207 012700 000276 105767 160355 001426 000240 105767 160275 001423 005767 160636 001417 026727 160630 000260 000143 101013 116700 160305 005200 026700 160612 101002 000300 005000 000402 012700 000300 000401 005200 000207 010146 000320 010246 105767 160265 001433 126727 160205 000005 001024 000340 012700 101542 104552 010167 160300 010200 103414 004767 000360 001342 005700 001006 105767 160222 001402 004767 001762 000400 000402 012700 000151 000402 012700 000145 000402 012700 000420 000145 012602 012601 000207 105767 160157 001430 105767 000440 160077 001425 016700 160342 020027 000017 101015 066700 000460 057266 111001 100007 012700 000312 020127 177776 001001 000500 005300 000401 005000 000402 012700 000311 000402 012700 000520 000310 000207 016700 160226 004767 177044 005700 001027 000540 005767 157550 001422 026727 157546 040000 001007 026727 000560 160350 000004 001002 012700 000231 000406 026727 157520 000600 020000 001002 012700 000232 000402 012700 000234 000207 000620 010246 105767 157765 001424 105767 157705 001421 026767 000640 160162 057612 101012 004767 002202 020027 040000 001002 000660 005000 000402 012700 000266 000402 012700 000265 000402 000700 012700 000264 012602 000207 010146 126727 157623 000003 000720 103425 126727 157613 000005 101021 012700 101542 012701 000740 101563 104547 105710 001007 004767 002374 005700 001402 000760 012700 000203 000402 012700 000202 000402 012700 000202 000000 012601 000207 105767 157603 001416 105767 157523 001413 000020 026767 160076 057426 101004 004767 002552 005000 000402 000040 012700 000431 000402 012700 000430 000207 016700 160220 000060 004767 176514 005700 001020 005767 157220 001413 105767 000100 157741 001403 012700 000233 0C0404 004767 005550 004767 000120 003524 000402 012700 000234 000207 005000 005001 105767 000140 157377 001423 126727 157371 000001 001015 126727 157362 000160 000131 001407 126727 157352 000116 001402 012700 000323 000200 000401 005201 000402 012700 000322 000207 105767 157373 000220 001404 105767 157313 001401 000403 012700 000416 000414 000240 005767 157710 001405 026767 157702 057206 101001 000403 000260 012700 000417 000401 005000 000207 010246 010346 010002 000300 012703 177777 011200 010001 100017 042701 140000 032700 000320 040000 001407 010300 032701 020000 001401 010301 005003 000340 000402 010167 157356 000427 042700 177000 042701 000777 000360 001003 010067 157454 0.00417 162701 002000 100010 006300 000400 006300 006300 066700 056334 010067 156670 000404 001001 000420 010300 010301 005003 005703 100011 116267 000002 157236 000440 105067 157233 116267 000003 157121 000412 116267 000003 000460 157440 105067 157435 116267 000002 157346 105067 157343 000500 062703 000003 110367 157057 012603 012602 000207 006300 000520 066700 056170 011000 001422 006301 006301 060100 011001 000540 001412 006302 060201 010167 156504 066002 000002 010267 000560 156500 005000 000402 012700 00000l 000402 012700 000001 000600 110067 157003 000207 017700 156450 100017 006300 006300 000620 066700 056116 010067 156436 012767 177777 157120 012767 000640 177777 157060 004767 177422 000424 105700 001413 112767 000660 000002 156703 110067 157006 105067 157003 000300 110067 000700 156671 000407 000300 010067 157-100 066700 056032 111067 000720 156645 000207 010246 116700 156721 042700 177770 016701 000740 .156710 010102 106101 106101 106101 042701 177774 042702 000760 177700 112767 00000l 156617 020027 000005 101164 020227 0000-00 000057 101161 004767 177506 005700 001155 004767 177566 000020 126727 156543 00000l 003002 005001 000543 126727 156527 000040 000002 001052 004767 001040 004767 000742 120027 000005 000060 001406 120027 000006 001403 120027 000003 001006 012701 000100 00000l 016767 156734 157332 000401 005001 120027 000004 000120 001006 016767 156714 156644 016767 156706 156620 120027 000140 000002 001003 016767 156554 156534 120027 000011 001003 000160 016767 156656 156570 000465 016767 156646 157102 004767 000200 001404 012702 177777 010267 157140 010267 157150 010267 000220 157162 010267 157174 126727 156353 000005 001005 010167 000240 157142 010067 157154 000433 126727 156331 000002 001005 000260 010167 156440 010067 156466 000422 126727 156307 000006 000300 001016 010167 157044 010067 157054 016700 15S750 062700 000320 000004 004767 176744 010167 157052 010067 157064 012701 000340 000001 110167 156246 116700 156235 116701 156211 012602 000360 000207 010046 010246 010346 010446 005001 004767 000104 000400 005700 001031 016700 155704 001426 116704 156157 001423 000420 062700 000006 012701 000002 012702 140000 016703 156212 000440 006304 004767 004702 103406 160100 010001 062701 000002 000460 006201 000401 005001 010167 156416 012604 012603 012602 000500 012600 000207 010146 010246 116700 156327 020027 000002 000520 101403 012700 00000l 000526 006300 066700 055172 116701 000540 156300 042701 177400 006301 061001 010167 155532 126727 000560 156261 000002 001005 016700 055140 066700 055616 000402 000600 016000 000002 020100 103403 012700 000001 000473 011167 000620 155472 005000 126727 156213 000001 101401 005200 110067 000640 155747 001057 011100 001455 011001 010102 042701 017777 000660 010167 155434 020127 040000 001011 110267 156234 105067 000700 156231 000302 042702 177776 110267 155663 016067 000004 000720 155572 016000 000002 010001 042700 000200 110067 155635 000740 006100 006100 042700 177776 010067 156100 006100 042700 000760 177776 010067 156100 006101 000301 042701 177600 610167 000000 156152 005000 110067 155600 012602 012601 000207 016700 000020 155654 006300 006300 066700 054664 010067 155236 016000 000040 000002 042700 177740 110067 155517 000207 016700 155744 000060 006300 006300 066700 054704 010002 011006 010001 042700 000100 007777 042701 170377 000207 010346 010446 010546 116700 000120 155451 006300 066700 05.4572 011000 012701 000002 005002 000140 016703 155506 012704 000310 004767 004174 010067 155120 000160 160100 006200 004767 001114 010102 006302 006302 006302 000200 006302 012703 000004 116700 155361 006300 066700 054500 000220 011000 010004 032700 007400 001427 032700 000360 001412 000240 010205 000300 042700 177760 050005 000302 110267 155306 000260 005203 000411 000300 006300 006300 006300 006300 042704 000300 177760 050004 010105 000406 042704 177760 050204 000302 000320 010205 005303 110367 155233 110467 155230 110567 155225 000340 012605 012604 012603 000207.010146 010246 010346 010446 000360 016703 155200 126727 155173 000003 001002 042703 177760 000400 126727 155157 000004 001013 042703 177760 116702 155144 000420 042702 000017 006302 006302 006.302 006302 050203 016700 000440 054256 012701 000002 012702 170000 040203 016704 054732 000460 004767 003664 103003 012700 00000l 000436 160100 110067 000500 155071 106267 155065 012701 101563 111102 162702 000002 000520 004767 001004 006303 066700 054170 061003 010367 154540 000540 011301 100005 110167 155254 105067 155251 000402 042701 000560 140000 010167 155064 005000 110067 155016 012604 012603 000600 012602 012601 000207 010046 010146 016700 155304 006300 000620 006300 006300 006300 006300 066700 054070 010067 154464 000640 011001 042701 177774 110167 154727 011001 006001 006001 000660 042701 177770 110167 154713 016001 000004 000301 042701 000700 177770 110167 154677 012601 012600 000207 010146 016701 000720 154346 166701 054014 006201 006201 050001 016700 154324 000740 004767 000434 005000 012601 000207 010146 010246 012700 000760 00000l 016701 154514 006301 066701 154322 062701 000004 000000 116702 154572 006302 066702 154304 062702 000004 004767 000020 000356 010002 012700 000003 016701 154262 062701 000002 000040 004767 000334 104514 004767 001416 004767 001762 104555 000060 105067 154454 005000 012602 012601 000207 010446 010546 000100 005004 005005 005705 001034 020467 154140 103031 026400 000120 101330 001005 026401 101332 001002 005205 000420 036427 000140 101330 00000l 001412 026427 101330 00000l 001003 062704 000160 0000l0 000402 062704 000006 000402 062704 000004 000742 000200 005705 001402 005000 000415 012705 000140 162705 000004 000220 026705 154030 101004 004767 000146 005000 000402 012700 000240 000176 012605 012604 000207 012702 000001 005702 001411 000260 020001 103407 162700 000002 021027 177777 001001 005002 000300 000765 000207 010246 012702 000012 005001 020002 002403 000320 160200 005201 000773 005701 001001 010201 005700 001001 000340 010200 006300 006300 006300 006300 050001 012602 000207 000360 041115 043125 051440 055111 020105 051105 047522 000122 000400 010046 010446 016704 153644 010064 101330 010164 101332 000420 006000 103403 062704 000004 000413 010264 101334 005700 000440 001005 010364 101336 062704 0000l0 000402 062704 000006 000460 010467 153570 026727 153564 000140 101403 012700 125360 000500 104500 012604 012600 000207 104514 004767 001322 104555 000520 105067 154014 005000 000207 006202 103012 060201 116103 000540 00000l 006203 006203 006203 006203 116102 000002 000410 000560 060201 116103 00000l 010302 006202 006202 006202 006202 000600 042703 177760 042702 177760 020327 000012 001001 005003 000620 020227 000012 001001 005002 010301 006303 006303 060103 000640 006303 060203 000207 010046 010146 010246 005767 153442 000660 001010 016700 153430 01-6067 000006 153756 004767 175024 000700 000404 005067 153744 004767 001320 004767 002100 012602 000720 012601 012600 000207 010146 010246 010346 020405 001512 000740 016700 052766 005002 010403 105767 153613 100423 000261 000760 103014 012701 000002 016704 053422 004767 002352 103004 000000 162763 000002 010100 000261 000763 0Ϊ0304 010401 012703 000020 177777 000412 012701 000002 016704 053360 004767 002310 000040 010304 010401 162701 000002 010067 153234 016402 000002 000060 042702 177600 006302 110267 153503 116700 153471 006200 000100 062702 000004 060402 004767 177266 016700 153172 116701 000120 153445 060401 004767 177250 004767 177354 105767 153427 000140 100403 162704 000002 000405 116703 153421 062703 000006 000160 060304 000664 005000 012603 012602 012601 000207 010146 000200 010246 010346 010446 010546 016705 153100 116703 153355 000220 006303 062703 000006 060503 010300 016701 052476 066701 000240 053154 012702 000002 004767 001752 020427 00000l 001003 00-0260 010004 160304 000402 012704 177777 010500 016701 052434 000300 004767 176744 005702 001002 160005 000402 012705 177777 000320 020504 103012 112767 177776 153235 016704 152756 160504 000340 062704 000002 010305 000407 112767 000002 153211 010305 000360 162705 000002 060504 004767 177334 012605 012604 012603 000400 012602 012601 000207 012705 00000l 010067 153424 000406 000420 026701 153416 001420 062767 00000l 153406 004767 175044 000440 005700 001010 016700 152644 001405 060200 011005 040305 000460 160405 001401 000755 000207 010046 010146 016700 153016 000500 116001 00000l 005702 100005 120167 153062 103402 012701 000520 000001 000301 151001 032777 000004 152524 001001 060201 000540 004767 176634 012601 012600 000207 010246 005000 116702 000560 153014 001405 020227 00000l 001001 005200 000417 005067 000600 153050 004767 000424 026767 153040 152654 001007 005267 000620 153030 004767 000404 005702 001401 005200 110067 152756 000640 012602 000207 010146 005067 153236 005767 153232 001016 000660 026727 153156 001000 103012 004767 174466 105767 152710 000700 001002 105701 001002 005267 153130 000757 016700 153170 000720 012601 000207 010146 116700 152643 020027 000143 001003 000740 012700 000246 000422 006300 062700 000006 066700 152334 000760 016701 051750 066701 052426 020001 103005 021027 177777 000000 001002 005000 000402 012700 000174 012601 000207 060002 000020 120002 103004 105711 001402 112120 000772 105010 000207 000040 010046 010146 010246 010346 005000 020067 152176 002056 000060 016001 101330 016002 101332 032701 00000l 001443 016003 000100 101334 020127 000003 001004 060312 062700 000006 000431 000120 005701 100014 020203 103005 016212 000002 062702 000002 000440 000771 012713 177777 062700 000006 000413 020302 103405 000160 0113o3 000002 162703 000002 000771 016012 101336 062700 000200 0000l0 00040.3 010211 062700 000004 000717 005067 152034 000220 012603 012602 012601 012600 000207 010046 010146 012702 000240 0000υi 005702 001431 026767 152400 052204 101025 004767 000260 173442 005267 152364 005700 001016 020127 000003 001013 000300 126727 152275 00000l 001007 026767 152526 152162 001003 000320 005002 005367 152324 000745 012601 012600 000207 010046 000340 010146 005002 005267 152132 016700 152126 120067 152216 000360 101011 006300 066700 151726 016067 000004 152254 004767 .000400 173322 000401 005202 012601 012600 000207 004577 051630 000420 004040 101470 010067 152362 126727 152134 000002 001014 000440 162700 00000l 020027 040000 001002 005000 000404 105067 000460 152056 012700 000157 000413 162700 040004 120067 152104 000500 001002 005000 000404 105067 152026 012700 000157 000207 000520 016767 152126 151742 016767 151530 151530 016767 151526 000540 151526 016767 152130 151722 016767 151520 151520 116767 000560 152007 152006 116767 152003 152002 016767 151502 151502

000600 016767 152120 151666 016767 152144 151662 016767 152222

000620 151656 116767 151741 151740 116767 151760 151757 016767

000640 151442 151442 016767 151406 151406 016767 152134 151642

000660 004767 000132 000207 016767 152.150 151604 116767 151675

000700 151674 016767 151406 151406 016767 151374 151374 016767

00-0720 151572 151572 .016767 152160 151550 016767 152174 151552

000740 116767 151633 151632 016767 151346 151346 016767 152074

000760 151526 016767 152166 151516 000207 116767 151575 151574 000000 016767 151274 151274 016767 152012 151504 000207 016767

000020 152100 151460 016767 151274 151274 116767 151543 151542

000040 116767 151537 151536 116767 151533 151532 000207 010046

000060 010146 012702 00000l 126727 151476 000003 001050 105767

000100 151514 001045 005067 151542 005702 001441 026767 151532

000120 051336 101035 004767 172574 005700 001026 005777 151122

000140 100023 026767 151504 151320 001417 016700 151110 020300

000160 001002 005002 000411 032777 040000 151066 001405 062700

000200 000004 020300 001001 005002 005267 151436 000735 012601

000220 012600 000207 010346 010546 010103 160203 012704 177777

000240 020003 101037 005704 100035 021027 177777 001027 010005

000260 060002 022527 177777 001013 005704 100011 020502 103004

000300 020501 103401 005004 000402 012704 00000l 000762 005704

000320 100004 160002 010500 062700 000002 000402 062700 000002

000340 000737 012605 012603 000207 010046 010546 060004 000403

000360 020004 001406 060100 011005 040205 020503 001401 000770

000400 005304 020400 012605 012601 000207 010046 010146 010246

000420 010346 012701 177777 016703 150636 020367 150634 001407

000440 004767 177412 005702 001403 010300 004767 174722 032777 000460 040000 150600 001414 062703 000004 020367 150574 001407

000500 004767 177352 005702 001403 010300 004767 174662 012603

000520 012602 012601 012600 000207 010246 010346 010003 012702

000540 005000 050102 011001 012700 101542 104526 105010 010300

000560 062700 000002 004767 000102 012603 012602 000207 010246

000600 010002 012700 101542 104546 105010 010200 062700 000002

000620 004767 000046 012602 000207 010146 010246 010002 011001

000640 012700 101542 104554 105067 150675 010200 062700 000002

000660 004767 000006 012602 012601 000207 010146 005005 010001

000700 000405 020127 000000 001405 062701 000001 105711 001401

000720 000770 160001 104501 006105 001004 012700 101542 104500

000740 006105 012601 000207 010146 010546 012700 101622 012701

000760 000003 004767 177542 005000 010067 150626 012605 012601 000000 000207 010146 010246 010346 010003 005005 062700 000002

000020 010001 000405 020127 000000 001405 062701 00000l 105711

000040 001401 000770 160001 104501 006105 001032 012700 101542

000060 012701 000020 104502 006105 001023 105061 101542 110167

000100 150437 012702 005020 104515 000242 010113 103007 005702

000120 001005 102404 112767 00000l 150461 000402 105067 150453

000140 012603 012602 012601 000207 010146 010246 012700 131232

000160 104500 012700 131253 012701 000002 104502 105061 131253

000200 012702 005002 104515 0i0l00 005700 001402 052700 040000

000220 062705 000004 012602 012601 000205 020052 042110 051127

000240 050040 051117 054524 020120 025077 000000 000000 000000

000260 000000 000000 000000 000000 000000 000000 000000 000000 000300 000000 000000 000000 000000 000000 000000 000000 000000 000320 000000 000000 000000 000000 000000 000000 000000 000000 000340 000000 000000 000000 000000 000000 000000 000000 000000 000360 000000 000000 000000 000000 000000 000000 000000 000000 000400 000000 000000 000000 000000 000000 000000 000000 000000 000420 000000 000000 000000 000000 000000 000000 000000 000000 000440 .000000 000000 000000 000000 000000 000000 000000 000000 000460 000000 000000 000000 000000 000000 000000 000000 000000 000500 000000 000000 000000 000000 000000 000000 000000 000000 000520 000000 000000 000000 000000 000000 000000 000000 000000 000540 000000 000000 000000 000000 000000 000000 000000 000000 000560 000000 000000 000000 000000 000000 000000 000000 000000 000600 000000 000000 000000 000000 000000 000000 000000 000000 000620 000000 000000 000000 000000 000000 000000 000000 000000 000640 000000 000000 000000 000000 000000 000000 000000 000000 000660 000000 000000 000000 000000 000000 000000 000000 000000 000700 000000 000000 000000 000000 000000 000000 000000 000000 000720 000000 000000 000000 000000 000000 000000 000000 000000 000740 000000 000000 000000 000000 000000 000000 000000 000000 000760 000000 000000 000000 000000 000000 000000 000000 000000