UST104102I4 - Polysilicon-base self-aligned bipolar transistor process and structure - Google Patents
Polysilicon-base self-aligned bipolar transistor process and structure Download PDFInfo
- Publication number
- UST104102I4 UST104102I4 US06/370,897 US37089782A UST104102I4 US T104102 I4 UST104102 I4 US T104102I4 US 37089782 A US37089782 A US 37089782A US T104102 I4 UST104102 I4 US T104102I4
- Authority
- US
- United States
- Prior art keywords
- polysilicon
- bipolar transistor
- transistor process
- base self
- aligned bipolar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/40—Vertical BJTs
- H10D10/441—Vertical BJTs having an emitter-base junction ending at a main surface of the body and a base-collector junction ending at a lateral surface of the body
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/01—Manufacture or treatment
- H10D10/051—Manufacture or treatment of vertical BJTs
-
- H10D64/0113—
-
- H10W20/069—
Landscapes
- Bipolar Transistors (AREA)
Abstract
A bipolar transistor isolated by deep recessed oxide 19, with shallow recessed oxide 15 separating the base 32, 37 from collector contact 35, with polysilicon contact 26 to base extrinsic region 37, the polysilicon being self-aligned with the emitter 36 and the emitter contact.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/370,897 UST104102I4 (en) | 1980-03-24 | 1982-04-22 | Polysilicon-base self-aligned bipolar transistor process and structure |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13315580A | 1980-03-24 | 1980-03-24 | |
| US06/370,897 UST104102I4 (en) | 1980-03-24 | 1982-04-22 | Polysilicon-base self-aligned bipolar transistor process and structure |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US13315580A Continuation | 1980-03-24 | 1980-03-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| UST104102I4 true UST104102I4 (en) | 1984-04-03 |
Family
ID=26831101
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US06/370,897 Pending UST104102I4 (en) | 1980-03-24 | 1982-04-22 | Polysilicon-base self-aligned bipolar transistor process and structure |
Country Status (1)
| Country | Link |
|---|---|
| US (1) | UST104102I4 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4738624A (en) | 1987-04-13 | 1988-04-19 | International Business Machines Corporation | Bipolar transistor structure with self-aligned device and isolation and fabrication process therefor |
| US4907063A (en) | 1983-10-14 | 1990-03-06 | Hitachi, Ltd. | Semiconductor body, and device formed therefrom, having grooves with silicon nitride on the groove surfaces |
-
1982
- 1982-04-22 US US06/370,897 patent/UST104102I4/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4907063A (en) | 1983-10-14 | 1990-03-06 | Hitachi, Ltd. | Semiconductor body, and device formed therefrom, having grooves with silicon nitride on the groove surfaces |
| US4738624A (en) | 1987-04-13 | 1988-04-19 | International Business Machines Corporation | Bipolar transistor structure with self-aligned device and isolation and fabrication process therefor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3167670D1 (en) | A self-aligned process for providing an improved high performance bipolar transistor | |
| DE2962270D1 (en) | Method for fabricating a bipolar transistor having a polysilicon base contact and a polysilicon or metal emitter contact | |
| IE860380L (en) | Bipolar transistor | |
| KR880001058A (en) | Manufacturing method of heterojunction bipolar transistor | |
| HK41690A (en) | Process for producing a semiconductor device | |
| EP0314600A3 (en) | Self-aligned polysilicon emitter and contact structure for high performance bipolar transistors | |
| EP0239216A3 (en) | Cmos compatible bipolar transistor | |
| UST104102I4 (en) | Polysilicon-base self-aligned bipolar transistor process and structure | |
| EP0309772A3 (en) | Vertical semiconductor device having a sidewall emitter | |
| EP0138563A3 (en) | Lateral transistors | |
| EP0380249A3 (en) | Insulated gate bipolar transistor | |
| JPS6472561A (en) | Bipolar transistor | |
| GB2212327B (en) | Process for fabricating a polysilicon emitter bipolar transistor | |
| EP0348626A3 (en) | Process for fabricating isolated vertical bipolar and jfet transistors | |
| JPS53121587A (en) | Semiconductor device | |
| EP0378164A3 (en) | Bipolar transistor and method of manufacturing the same | |
| EP0347550A3 (en) | Process for fabricating isolated vertical and super beta bipolar transistors | |
| JPS538570A (en) | Semiconductor device | |
| JPS53145580A (en) | Pnp transistor | |
| JPS56104465A (en) | Semiconductor device | |
| JPS53125774A (en) | Bipolar transistor and its manufacture | |
| JPS52114280A (en) | Bipolar type transistor | |
| TW241379B (en) | Fabrication method for bipolar transistor | |
| JPS57124472A (en) | Horizontal type transistor for low frequency | |
| JPS561567A (en) | Manufacture of semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |