USRE43081E1 - Method and device for configuration of PLDS - Google Patents

Method and device for configuration of PLDS Download PDF

Info

Publication number
USRE43081E1
USRE43081E1 US12/136,712 US13671208A USRE43081E US RE43081 E1 USRE43081 E1 US RE43081E1 US 13671208 A US13671208 A US 13671208A US RE43081 E USRE43081 E US RE43081E
Authority
US
United States
Prior art keywords
register
shift register
configuration
array
horizontal shift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US12/136,712
Inventor
Ashish Kumar Goel
Davinder Aggarwal
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mineral Lassen LLC
Original Assignee
Sicronic Remote KG LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sicronic Remote KG LLC filed Critical Sicronic Remote KG LLC
Priority to US12/136,712 priority Critical patent/USRE43081E1/en
Assigned to SICRONIC REMOTE KG, LLC reassignment SICRONIC REMOTE KG, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STMICROELECTRONICS, N.V.
Application granted granted Critical
Publication of USRE43081E1 publication Critical patent/USRE43081E1/en
Assigned to MINERAL LASSEN LLC reassignment MINERAL LASSEN LLC MERGER (SEE DOCUMENT FOR DETAILS). Assignors: SICRONIC REMOTE KG, LLC
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories

Definitions

  • the present invention relates to Programmable Logic Devices (PLDs) and more particularly to a device and method for configuration of PLDs.
  • PLDs Programmable Logic Devices
  • a typical field programmable gate array comprises an array of configuration memory cells, configuration control elements and a matrix of logic and I/O blocks. Different digital circuits can be realized on an FPGA by configuring its memory cell array and control elements.
  • FIG. 1 shows a block diagram of a typical FPGA 100 comprising an array of configuration memory cells 1 . 1 (also referred to as the core or latch array) connected to a Vertical Shift Register (VSR) 1 . 2 , a select register (SR) 1 . 3 , and a horizontal decoder 1 . 4 providing its output to the SR 1 . 3 .
  • the decoder 1 . 4 receives its input from a configuration state machine 1 . 5 which also provides input to VSR 1 . 2 and incorporates a counter register 1 . 5 . 1 and index register 1 . 5 . 2 .
  • An FPGA is typically configured as follows: a frame of data is loaded into the VSR 1 . 2 .
  • the configuration state machine 1 . 5 and the selection register 1 . 3 enable a selection line for shifting the data column from VSR 1 . 2 to a particular column of the configuration memory latch array 1 . 1 and on completion of the shift operation the selection lines are disabled.
  • the next frame of data is then loaded in the VSR 1 . 2 and the process of selecting and shifting is repeated until the entire latch array 1 . 1 is configured.
  • the configuration state machine 1 . 5 supports two types of configuration schemes. One is a normal configuration, in which the entire configuration latch array 1 . 1 matrix is loaded. The other scheme is the partial configuration scheme, in which only a part of configuration latch array 1 . 1 matrix needs to be reloaded.
  • the configuration state machine includes two registers namely count register 1 . 5 . 1 and the index register 1 . 5 . 2 as shown in FIG. 1 .
  • all the configuration latches 1 . 1 are first initialized to the reset value, and then the count register 1 . 5 . 1 is initialized to the first location.
  • the index register 1 . 5 . 2 is initialized to the maximum number of select lines in the configuration latch matrix.
  • the data is loaded into the VSR until the VSR is full. After the VSR is full one of the select lines is enabled depending on the value stored in the count register, thus transferring the data from the VSR register into the selected column of configuration latches.
  • the index register 1 . 5 . 1 1.5.2 stores the value of the columns of onfiguration latches 1 . 1 to be enabled. Thus in case of partial configuration the value stored in this register determines the number of columns to be reprogrammed.
  • Decoder 1 . 4 and a select register 1 . 3 are used for enabling the column of latches.
  • the line to be enabled is the decoded output of count register 1 . 5 . 1 . Since the number of column lines of configuration latches 1 . 1 is very high (of the order of 1000) the complexity of decoder 1 . 4 is very high, and the placement and routing of the decoder 1 . 4 is also complex. The area consumed in making such a large decoder 1 . 4 is also high.
  • a further problem associated with this technique is the difficulty in scalability. Any modification in the size of the array requires a change in the size of the decoder.
  • Embodiments of the present invention address the foregoing and other drawbacks of the prior art.
  • a simplified method and device are provided for configuring FPGAs.
  • the decoder of configuration memories used in FPGAs is replaced with a horizontal shift register. This reduces the complexities associated with the decoder hence simplifying configuration process.
  • an embodiment of the present invention provides a Programmable Logic Device providing efficient scalability for configuration memory programming while requiring reduced area for implementation.
  • the device comprises an array of configuration memory cells, a Vertical Shift Register (VSR) connected to the vertical lines of the array of configuration memory cells, a Select Register (SR) connected to the horizontal lines of the array of configuration memory cells, a Horizontal Shift Register (HSR) providing the enable input to the Select Register (SR), and a Configuration State Machine (CSM) which synchronizes the operations of the VSR, SR and HSR.
  • VSR Vertical Shift Register
  • SR Select Register
  • HSR Horizontal Shift Register
  • CSM Configuration State Machine
  • the Configuration State Machine comprises an index register that specifies the number of columns of the configuration array that are to be enabled, an increment register that contains the number of shifts required in the HSR prior to enabling the column, and a count address register that provides a count of the number of programmed columns.
  • the Horizontal Shift Register comprises a plurality of flip-flops connected in series to form a serial shift register with a common clock signal and initialization signal that sets the first flip-flop and clears the remaining flip-flops at the start of the configuration process.
  • An embodiment of the present invention also provides a method for providing efficient scalability with minimum area overhead in configuring the configuration memory of a Programmable Logic Device (PLD).
  • the method comprises shifting in the configuration data of a particular column of the configuration memory, selecting said particular column by shifting a selection bit to its enable signal bus, enabling the selected column to load the configuration data, and repeating the foregoing process steps for each desired column of the configuration memory.
  • PLD Programmable Logic Device
  • a device in accordance with an embodiment of the invention, includes a configurable memory latch array and a vertical shift register supplying configuration data to rows of the array.
  • the device further includes a circuit for moving the configuration data from the vertical shift register to one selected column of the array for storage, the circuit operating without the use of a horizontal decoding circuit. More specifically, in an embodiment of the present invention, the circuit uses a horizontal shift register in place of a horizontal decoding circuit to make column selections.
  • FIG. 1 previously described, is a schematic block diagram of a conventional FPGA
  • FIG. 2 is a diagram of a configuration latch
  • FIG. 3 is a schematic block diagram of one of the possible embodiment of the FPGA in accordance with the present invention.
  • FIG. 4 illustrates an embodiment of a horizontal shift register in accordance with the present invention.
  • FIGS. 5 and 6 illustrate a flow diagram for configuring a latch according to the present invention.
  • FIG. 2 shows a schematic block diagram of the configuration latches 200 .
  • the memory latch 200 is formed by cross coupling two inverters 2 . 1 and 2 . 2 . This cross coupled arrangement is connected to at least one transistor 2 . 3 which has a select line connected to its control terminal. When this select line is active high the data at the input is applied to the latch. This latch is used to store the configuration data. The output of the latch is further used to control the functionality of the FPGA.
  • These latch cells are arranged in a number of columns in the configuration latch matrix.
  • FIG. 3 shows a schematic block diagram of one of the possible embodiments of the FPGA 300 in accordance with the present invention.
  • the FPGA according to the present invention comprises of an array of configuration memory cells 3 . 1 connected to a Vertical Shift Register (VSR) 3 . 2 and a select register (SR) 3 . 3 . It further includes a horizontal shift register 3 . 4 providing its output to the SR 3 . 3 and receiving input from a configuration state machine 3 . 5 which also provides an data input to VSR 3 . 2 and has a counter register 3 . 5 . 1 , index register 3 . 5 . 2 and a increment register 3 . 5 . 3 .
  • the registers 3 . 2 , 3 . 3 , 3 . 4 receive their control signals from the state machine counter.
  • the function of the registers VSR 3 . 2 , select register 3 . 3 , index register 3 . 5 . 2 and the count address register 3 . 5 . 1 are similar to the corresponding registers 1 . 2 , 1 . 3 , 1 . 5 . 2 , and 1 . 5 . 1 of FIG. 1 as described above.
  • the decoder 1 . 4 of FIG. 1 has been replaced by a Horizontal Shift Register (HSR) 3 . 4 to reduce the complexities associated with the decoder.
  • the HSR 3 . 4 receives inputs from the configuration state machine 3 . 5 and provides control signals to the selection register 3 . 3 .
  • the configuration state machine 3 . 5 of the present embodiment has an index register 3 . 5 .
  • the index register 3 . 5 . 2 which registers the number of configuration lines to be enabled from the current position of the Horizontal shift register.
  • the index register 3 . 5 . 2 is loaded in both the normal and partial configuration cases.
  • the increment register 3 . 5 . 3 is used for registering the count value of the number of HSR 3 . 4 shifts that are required before enabling the first line of the HSR.
  • This register enables the partial configuration of the memory in an efficient manner since it allows the flexibility of configuration of the memory starting from any column of the memory.
  • the state machine 3 . 5 has been provided with a count address register 3 . 5 . 1 , which registers a count for each shift operation completed and indicates the completion of the configuration.
  • the index 3 . 5 . 2 and increment 3 . 5 . 2 registers are loaded before the configuration starts. In case of partial configuration, the registers are loaded for each set of regular frames that are to be configured.
  • HSR Horizontal Shift Register
  • select register There are two sets of registers which control the enabling of the select line of the configuration latches—namely the HSR (Horizontal Shift Register) and the select register.
  • the HSR has one set bit corresponding to the column of configuration latch matrix which has to be enabled.
  • the column is finally enabled by the enabling of the select register, by the configuration state machine.
  • FIG. 4 shows the internal structure of the Horizontal shift register 400 .
  • the HSR comprises a plurality of registers 4 . 1 , 4 . 2 , 4 . 3 , 4 . 4 , 4 . 5 connected in series. All these registers receive an initialize signal 4 . 6 and a clock signal (clock-HSR) 4 . 7 from the configuration state machine.
  • the initialize signal 4 . 6 is generated at the start of the configuration process.
  • On initialization the first register 4 . 1 is set while the remainder are reset.
  • the set bit of register 4 . 1 then is shifted at the clock edge thus providing a shifting signal at outputs 4 . 1 . 1 , 4 . 2 . 1 , 4 . 3 . 1 , 4 . 4 . 1 , and 4 . 5 . 1 .
  • This arrangement provides a simple and flexible design of the HSR that is easily scalable since the size of the memory array can be easily enhanced by adding or removing a register from the HSR.
  • FIGS. 5 and 6 show a flow diagram 500 for configuring the latches according to the present invention.
  • the method described below for configuration of FPGA supports both Partial and Normal configuration without much alteration.
  • the configuration is started and then the configuration mode is checked. For the case of normal configuration 5 . 2 the entire memory is cleared 5 . 3 and the index and increment registers are loaded 5 . 4 whereas for the partial mode configuration directly the index and increment registers are loaded.
  • the next step 5 . 5 it is checked if the increment register is zero, for the case when the increment register is not zero the HSR is shifted by the increment register count and address register is incremented by the increment register count 5 . 6 . Once the VSR is full 5 . 7 , if increment generated was zero then the select enable signal pulse is generated 5 . 7 and clock signal clock_HSR is initiated 5 . 8 and index and increment count address register are decremented 5 . 9 . If index register is not zero 5 . 10 at this stage then steps 5 . 7 to 5 . 10 are repeated otherwise, if the count address register is maximum then steps 5 . 4 to 5 . 10 are repeated or the configuration is signaled as complete.
  • Partial configuration in the case of partial configuration the values of index and increment register will vary the column sets are defined by “start value” (increment) and columns to be enabled from “start value (index)”. After each set of configuration columns is loaded, the value in count address register is checked for maximum value. If the maximum value has not been reached another set of configuration data may require to be loaded. Once the count address register reaches maximum value the start up is initiated.

Abstract

A Programmable Logic Device provides efficient scalability for configuration memory programming while requiring reduced area for implementation. The device includes an array of configuration memory cells, a Vertical Shift Register (VSR) connected to the vertical lines of the array of configuration memory cells, a Select Register (SR) connected to the horizontal lines of the array of configuration memory cells, a Horizontal Shift Register (HSR) providing the enable input to the Select Register (SR), and a Configuration State Machine (CSM) which synchronizes the operations of the VSR, SR and HSR.

Description

PRIORITY CLAIM
The present application claims priority from Indian Application for Patent No. 1230/Del/2003 filed Oct. 1, 2003, the disclosure of which is hereby incorporated by reference.
BACKGROUND OF THE INVENTION
1. Technical Field of the Invention
The present invention relates to Programmable Logic Devices (PLDs) and more particularly to a device and method for configuration of PLDs.
2. Description of Related Art
A typical field programmable gate array (FPGA) comprises an array of configuration memory cells, configuration control elements and a matrix of logic and I/O blocks. Different digital circuits can be realized on an FPGA by configuring its memory cell array and control elements.
FIG. 1 shows a block diagram of a typical FPGA 100 comprising an array of configuration memory cells 1.1 (also referred to as the core or latch array) connected to a Vertical Shift Register (VSR) 1.2, a select register (SR) 1.3, and a horizontal decoder 1.4 providing its output to the SR 1.3. The decoder 1.4 receives its input from a configuration state machine 1.5 which also provides input to VSR 1.2 and incorporates a counter register 1.5.1 and index register 1.5.2.
An FPGA is typically configured as follows: a frame of data is loaded into the VSR 1.2. For a complete frame of data that is loaded in the VSR 1.2, the configuration state machine 1.5 and the selection register 1.3 enable a selection line for shifting the data column from VSR 1.2 to a particular column of the configuration memory latch array 1.1 and on completion of the shift operation the selection lines are disabled. The next frame of data is then loaded in the VSR 1.2 and the process of selecting and shifting is repeated until the entire latch array 1.1 is configured.
The configuration state machine 1.5 supports two types of configuration schemes. One is a normal configuration, in which the entire configuration latch array 1.1 matrix is loaded. The other scheme is the partial configuration scheme, in which only a part of configuration latch array 1.1 matrix needs to be reloaded. In order to support both schemes, the configuration state machine includes two registers namely count register 1.5.1 and the index register 1.5.2 as shown in FIG. 1. In case of the normal operation for configuration, all the configuration latches 1.1 are first initialized to the reset value, and then the count register 1.5.1 is initialized to the first location. The index register 1.5.2 is initialized to the maximum number of select lines in the configuration latch matrix. The data is loaded into the VSR until the VSR is full. After the VSR is full one of the select lines is enabled depending on the value stored in the count register, thus transferring the data from the VSR register into the selected column of configuration latches.
After the data has been written onto the latches 1.1, the value of counter register 1.3 1.5.1 is incremented and the value in the index register 1.4 1.5.2 is decremented. This process continues until the value stored in the index is zero. After completion of the configuration process the startup sequence is initiated.
As described above, the index register 1.5.1 1.5.2 stores the value of the columns of onfiguration latches 1.1 to be enabled. Thus in case of partial configuration the value stored in this register determines the number of columns to be reprogrammed.
Decoder 1.4 and a select register 1.3 are used for enabling the column of latches. The line to be enabled is the decoded output of count register 1.5.1. Since the number of column lines of configuration latches 1.1 is very high (of the order of 1000) the complexity of decoder 1.4 is very high, and the placement and routing of the decoder 1.4 is also complex. The area consumed in making such a large decoder 1.4 is also high.
A further problem associated with this technique is the difficulty in scalability. Any modification in the size of the array requires a change in the size of the decoder.
Thus, there is a need to develop a technique that provides a simple method of enabling the column of configuration latches and also reduces area, complexity and routing requirements of the decoder.
SUMMARY OF THE INVENTION
Embodiments of the present invention address the foregoing and other drawbacks of the prior art.
In accordance with an embodiment of the present invention, a simplified method and device are provided for configuring FPGAs. In accordance with this method and device, the decoder of configuration memories used in FPGAs is replaced with a horizontal shift register. This reduces the complexities associated with the decoder hence simplifying configuration process.
Accordingly, an embodiment of the present invention provides a Programmable Logic Device providing efficient scalability for configuration memory programming while requiring reduced area for implementation. The device comprises an array of configuration memory cells, a Vertical Shift Register (VSR) connected to the vertical lines of the array of configuration memory cells, a Select Register (SR) connected to the horizontal lines of the array of configuration memory cells, a Horizontal Shift Register (HSR) providing the enable input to the Select Register (SR), and a Configuration State Machine (CSM) which synchronizes the operations of the VSR, SR and HSR.
The Configuration State Machine comprises an index register that specifies the number of columns of the configuration array that are to be enabled, an increment register that contains the number of shifts required in the HSR prior to enabling the column, and a count address register that provides a count of the number of programmed columns.
The Horizontal Shift Register comprises a plurality of flip-flops connected in series to form a serial shift register with a common clock signal and initialization signal that sets the first flip-flop and clears the remaining flip-flops at the start of the configuration process.
An embodiment of the present invention also provides a method for providing efficient scalability with minimum area overhead in configuring the configuration memory of a Programmable Logic Device (PLD). The method comprises shifting in the configuration data of a particular column of the configuration memory, selecting said particular column by shifting a selection bit to its enable signal bus, enabling the selected column to load the configuration data, and repeating the foregoing process steps for each desired column of the configuration memory.
In accordance with an embodiment of the invention, a device includes a configurable memory latch array and a vertical shift register supplying configuration data to rows of the array. The device further includes a circuit for moving the configuration data from the vertical shift register to one selected column of the array for storage, the circuit operating without the use of a horizontal decoding circuit. More specifically, in an embodiment of the present invention, the circuit uses a horizontal shift register in place of a horizontal decoding circuit to make column selections.
BRIEF DESCRIPTION OF THE DRAWINGS
A more complete understanding of the method and apparatus of the present invention may be acquired by reference to the following Detailed Description when taken in conjunction with the accompanying Drawings wherein:
FIG. 1, previously described, is a schematic block diagram of a conventional FPGA;
FIG. 2 is a diagram of a configuration latch;
FIG. 3 is a schematic block diagram of one of the possible embodiment of the FPGA in accordance with the present invention;
FIG. 4 illustrates an embodiment of a horizontal shift register in accordance with the present invention; and
FIGS. 5 and 6 illustrate a flow diagram for configuring a latch according to the present invention.
 DETAILED DESCRIPTION OF THE DRAWINGS
FIG. 2 shows a schematic block diagram of the configuration latches 200. The memory latch 200 is formed by cross coupling two inverters 2.1 and 2.2. This cross coupled arrangement is connected to at least one transistor 2.3 which has a select line connected to its control terminal. When this select line is active high the data at the input is applied to the latch. This latch is used to store the configuration data. The output of the latch is further used to control the functionality of the FPGA. These latch cells are arranged in a number of columns in the configuration latch matrix.
FIG. 3 shows a schematic block diagram of one of the possible embodiments of the FPGA 300 in accordance with the present invention. The FPGA according to the present invention comprises of an array of configuration memory cells 3.1 connected to a Vertical Shift Register (VSR) 3.2 and a select register (SR) 3.3. It further includes a horizontal shift register 3.4 providing its output to the SR 3.3 and receiving input from a configuration state machine 3.5 which also provides an data input to VSR 3.2 and has a counter register 3.5.1, index register 3.5.2 and a increment register 3.5.3. The registers 3.2, 3.3, 3.4 receive their control signals from the state machine counter.
The function of the registers VSR 3.2, select register 3.3, index register 3.5.2 and the count address register 3.5.1 are similar to the corresponding registers 1.2, 1.3, 1.5.2, and 1.5.1 of FIG. 1 as described above. The decoder 1.4 of FIG. 1 has been replaced by a Horizontal Shift Register (HSR) 3.4 to reduce the complexities associated with the decoder. The HSR 3.4 receives inputs from the configuration state machine 3.5 and provides control signals to the selection register 3.3. The configuration state machine 3.5 of the present embodiment has an index register 3.5.2 which registers the number of configuration lines to be enabled from the current position of the Horizontal shift register. The index register 3.5.2 is loaded in both the normal and partial configuration cases. The increment register 3.5.3 is used for registering the count value of the number of HSR 3.4 shifts that are required before enabling the first line of the HSR. This register enables the partial configuration of the memory in an efficient manner since it allows the flexibility of configuration of the memory starting from any column of the memory. Further, the state machine 3.5 has been provided with a count address register 3.5.1, which registers a count for each shift operation completed and indicates the completion of the configuration.
The index 3.5.2 and increment 3.5.2 registers are loaded before the configuration starts. In case of partial configuration, the registers are loaded for each set of regular frames that are to be configured.
There are two sets of registers which control the enabling of the select line of the configuration latches—namely the HSR (Horizontal Shift Register) and the select register. The HSR has one set bit corresponding to the column of configuration latch matrix which has to be enabled. The column is finally enabled by the enabling of the select register, by the configuration state machine.
FIG. 4 shows the internal structure of the Horizontal shift register 400. The HSR comprises a plurality of registers 4.1, 4.2, 4.3, 4.4, 4.5 connected in series. All these registers receive an initialize signal 4.6 and a clock signal (clock-HSR) 4.7 from the configuration state machine. The initialize signal 4.6 is generated at the start of the configuration process. On initialization the first register 4.1 is set while the remainder are reset. The set bit of register 4.1 then is shifted at the clock edge thus providing a shifting signal at outputs 4.1.1, 4.2.1, 4.3.1, 4.4.1, and 4.5.1.
This arrangement provides a simple and flexible design of the HSR that is easily scalable since the size of the memory array can be easily enhanced by adding or removing a register from the HSR.
FIGS. 5 and 6 show a flow diagram 500 for configuring the latches according to the present invention. The method described below for configuration of FPGA supports both Partial and Normal configuration without much alteration.
In the first step 5.1 the configuration is started and then the configuration mode is checked. For the case of normal configuration 5.2 the entire memory is cleared 5.3 and the index and increment registers are loaded 5.4 whereas for the partial mode configuration directly the index and increment registers are loaded. In the next step 5.5 it is checked if the increment register is zero, for the case when the increment register is not zero the HSR is shifted by the increment register count and address register is incremented by the increment register count 5.6. Once the VSR is full 5.7, if increment generated was zero then the select enable signal pulse is generated 5.7 and clock signal clock_HSR is initiated 5.8 and index and increment count address register are decremented 5.9. If index register is not zero 5.10 at this stage then steps 5.7 to 5.10 are repeated otherwise, if the count address register is maximum then steps 5.4 to 5.10 are repeated or the configuration is signaled as complete.
Normal configuration: for normal configuration mode the index register value is always equal to the column count in the configuration matrix and the value for increment register is always zero. Thus the configuration starts from the first column and proceeds until the last Column where both conditions of “index and count address register” become true.
Partial configuration: in the case of partial configuration the values of index and increment register will vary the column sets are defined by “start value” (increment) and columns to be enabled from “start value (index)”. After each set of configuration columns is loaded, the value in count address register is checked for maximum value. If the maximum value has not been reached another set of configuration data may require to be loaded. Once the count address register reaches maximum value the start up is initiated.
This invention is not to be considered limited to the specific examples chosen for purposes of disclosure, but rather to cover all changes and modifications, which do not constitute departures from the permissible scope of the present invention. The invention is therefore not limited by the description contained herein or by the drawings, but only by the claims.

Claims (28)

1. A Programmable Logic Device providing efficient scalability for configuration memory programming while requiring reduced area for implementation, comprising:
an array of configuration memory cells;
a Vertical Shift Register (VSR) connected to the vertical lines of the array of configuration memory cells;
a Select Register (SR) connected to the horizontal lines of the array of configuration memory cells;
a Horizontal Shift Register (HSR) providing the an enable input to the Select Register (SR); and
a Configuration State Machine (CSM) which synchronizes the operations of the VSR, SR and HSR.
2. The Programmable Logic Device of claim 1 wherein the Configuration State Machine comprises:
an index register that specifies the a number of columns of the configuration array that are to be enabled;
an increment register that contains the a number of shifts required in the HSR prior to enabling the column; and
a count address register that provides a count of the number of programmed columns.
3. The Programmable Logic Device of claim 1 wherein the Horizontal Shift Register comprises a plurality of flip-flops connected in series to form a serial shift register with a common clock signal and initialization signal that sets the first flip-flop and clears the remaining flip-flops at the start of the configuration process.
4. A device, comprising:
a configurable memory latch array;
a vertical shift register supplying configuration data to rows of the array; and
a circuit for moving the configuration data from the vertical shift register to one a selected column of the array for storage, the circuit comprising:
a horizontal select register operable to select columns within the array;
a horizontal shift register generating control signals driving horizontal select register operation; and
a configuration state machine controlling operation of the horizontal shift register.
5. The device of claim 4 wherein the configuration state machine comprises:
an index register which registers a number of columns to be enabled from a current column specified by the horizontal shift register;
an increment register which registers a number of shifts until selection of a column by the horizontal shift register; and
a count address register which registers a count for each completed operation of moving configuration data from the vertical shift register.
6. The device of claim 4 wherein the configuration state machine comprises:
an index register specifying a number of columns of the array that are to be loaded with configuration data;
an increment register specifying a number of shifts required by the horizontal shift register before enabling a desired column; and
a count address register specifying a count of completed operations to move configuration data from the vertical shift register.
7. A device comprising:
a configurable memory latch array;
a vertical shift register supplying configuration data to rows of the array;
a horizontal shift register; and
a configuration state machine including;
an index register which registers a number of columns to be enabled from a current column specified by the horizontal shift register;
an increment register which registers a number of shifts until selection of a column by the horizontal shift register; and
a count address register which registers a count for each completed operation of moving configuration data from the vertical shift register.
8. A device comprising:
a configurable memory latch array;
a vertical shift register supplying configuration data to rows of the array;
a horizontal shift register; and
a configuration state machine including:
an index register specifying a number of columns of the array that are to be loaded with configuration data;
an increment register specifying a number of shifts required by the horizontal shift register before enabling a desired column; and
a count address register specifying a count of completed operations to move configuration data from the vertical shift register.
9. A Programmable Logic Device comprising:
a select register;
a horizontal shift register configured to provide an enable input to the select register; and
a configuration state machine configured to control operation of the horizontal shift register.
10. The Programmable Logic Device as recited in claim 9, wherein the configuration state machine includes an increment register that is configured to contain a number of shifts used by the horizontal shift register prior to enabling a column in a configurable memory latch array on the programmable logic device.
11. The Programmable Logic Device as recited in claim 9, wherein the configuration state machine comprises:
an index register configured to specify a number of columns of a configuration array that are to be enabled;
an increment register configured to contain a number of shifts used by the horizontal shift register prior to enabling the column; and
a count address register configured to provide a count of a number of programmed columns.
12. The Programmable Logic Device as recited in claim 9, wherein the horizontal shift register comprises a plurality of flip-flops connected in series to form a serial shift register with a common clock signal and initialization signal that is configured to set a first flip-flop and clear remaining flip-flops at the start of a configuration process.
13. The Programmable Logic Device as recited in claim 9, further comprising an array of configuration memory cells operably associated with the select register.
14. The Programmable Logic Device as recited in claim 9, further comprising:
an array of configuration memory cells operably associated with the select register; and
a vertical shift register operably associated with the array of configuration memory cells.
15. The Programmable Logic Device as recited in claim 14, wherein the vertical shift register is connected to vertical lines of the array of configuration memory cells.
16. The Programmable Logic Device as recited in claim 13, wherein the select register is configured to select columns within the array of configuration memory cells.
17. The Programmable Logic Device as recited in claim 13, wherein the select register is connected to horizontal lines of the array of configuration memory cells.
18. A Programmable Logic Device comprising:
a configuration state machine; and
a horizontal shift register comprising a plurality of registers, wherein the horizontal shift register is scalably configurable to remove or add one or more of the plurality of registers, and wherein the plurality of registers are configured to receive an initialize signal and a clock signal from the configuration state machine.
19. The Programmable Logic Device as recited in claim 18, wherein the initialize signal is configured to set a first register in the plurality of registers and clear remaining registers in the plurality of registers.
20. The Programmable Logic Device as recited in claim 19, wherein the plurality of registers comprise a plurality of flip-flops connected in series to form a serial shift register with a common clock signal and initialization signal that is configured to set a first flip-flop and clear remaining flip-flops at the start of a configuration process.
21. The Programmable Logic Device as recited in claim 18, wherein the configuration state machine is configured to control the operation of the horizontal shift register.
22. The Programmable Logic Device as recited in claim 18, further comprising a select register, wherein the configuration state machine is configured to control the operation of the horizontal shift register, and wherein the horizontal shift register is configured to provide an enable input to the select register.
23. A method comprising:
changing a memory array size of a Programmable Logic Device by performing one or more of:
adding a register to a horizontal shift register of the Programmable Logic Device, or
removing a register from the horizontal shift register;
wherein the Programmable Logic Device includes a configuration state machine.
24. A method for configuring a Programmable Logic Device comprising:
clearing a memory associated with the Programmable Logic Device;
loading contents of index and increment registers into the memory;
shifting a horizontal shift register by a value of the increment register;
incrementing a count address register by the value of the increment register;
decrementing the value of the increment register by a value of one;
repeating said shifting, incrementing and decrementing until the value of the increment register is equal to zero;
generating a select enable signal from a configuration state machine to the select register;
initiating the horizontal shift register by sending a clock signal from the configuration state machine to the horizontal shift register; and
decrementing values of the index and increment registers by one.
25. A method for configuring a Programmable Logic Device comprising:
loading contents of index and increment registers into a memory associated with the Programmable Logic Device;
shifting a horizontal shift register by a value of the increment register;
incrementing a count address register by the value of the increment register;
decrementing the value of the increment register by a value of one;
repeating said shifting, incrementing, and decrementing until the value of the increment register is equal to zero;
generating a select enable signal from a configuration state machine to a select register;
initiating the horizontal shift register by sending a clock signal from the configuration state machine to the horizontal shift register; and
decrementing values of the index and increment registers by one.
26. A device comprising:
a configurable memory latch array;
a vertical shift register supplying configuration data to rows of the array;
a circuit configured to move the configuration data from the vertical shift register to a selected column of the array for storage, the circuit including a scalable plurality of registers, wherein the circuit is scalable by adding or removing one or more of the plurality of registers; and
a configuration state machine configured to control operation of the circuit, the configuration state machine including an index register, an increment register, and a count address register.
27. A Programmable Logic Device comprising:
a horizontal shift register;
a configuration state machine configured to control the horizontal shift register; and
means for enabling the Horizontal Shift Register to provide an enable input to an associated Select Register.
28. A Programmable Logic Device comprising:
a configurable memory latch array including a plurality of columns;
a horizontal shift register;
a configuration state machine including an increment register configured to register a count value of a number of horizontal shift register shifts that are used before enabling a first line of the horizontal shift register, wherein the increment register is configured to enable partial configuration of the configurable memory latch array starting from any column in the plurality of columns in the memory latch array.
US12/136,712 2003-10-01 2008-06-10 Method and device for configuration of PLDS Active USRE43081E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/136,712 USRE43081E1 (en) 2003-10-01 2008-06-10 Method and device for configuration of PLDS

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
IN1230/DEL/2003 2003-10-01
IN1230DE2003 2003-10-01
US10/954,981 US7157935B2 (en) 2003-10-01 2004-09-30 Method and device for configuration of PLDs
US12/136,712 USRE43081E1 (en) 2003-10-01 2008-06-10 Method and device for configuration of PLDS

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/954,981 Reissue US7157935B2 (en) 2003-10-01 2004-09-30 Method and device for configuration of PLDs

Publications (1)

Publication Number Publication Date
USRE43081E1 true USRE43081E1 (en) 2012-01-10

Family

ID=34308048

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/954,981 Ceased US7157935B2 (en) 2003-10-01 2004-09-30 Method and device for configuration of PLDs
US12/136,712 Active USRE43081E1 (en) 2003-10-01 2008-06-10 Method and device for configuration of PLDS

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/954,981 Ceased US7157935B2 (en) 2003-10-01 2004-09-30 Method and device for configuration of PLDs

Country Status (2)

Country Link
US (2) US7157935B2 (en)
EP (1) EP1521187A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6842039B1 (en) * 2002-10-21 2005-01-11 Altera Corporation Configuration shift register
US20070139074A1 (en) * 2005-12-19 2007-06-21 M2000 Configurable circuits with microcontrollers

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0911796A1 (en) 1997-10-24 1999-04-28 Canon Kabushiki Kaisha Matrix substrate, liquid crystal display device and projection type liquid crystal display apparatus employing the same with reduced field-through effect between subsequent scan lines
US6237124B1 (en) * 1998-03-16 2001-05-22 Actel Corporation Methods for errors checking the configuration SRAM and user assignable SRAM data in a field programmable gate array
US6255848B1 (en) 1999-04-05 2001-07-03 Xilinx, Inc. Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA
EP1320048A2 (en) 2001-12-14 2003-06-18 STMicroelectronics Pvt. Ltd Rapid partial configuration of reconfigurable devices
US20040015758A1 (en) * 2002-05-13 2004-01-22 Stmicroelectronics Pvt. Ltd. Method and device for testing configuration memory cells in programmable logic devices (PLDS)
US20050122132A1 (en) * 2002-03-18 2005-06-09 Katarzyna Leijten-Nowak Configuration memory implementation for lut-based reconfigurable logic architectures
US20050172070A1 (en) * 2003-12-05 2005-08-04 Stmicroelectronics Pvt. Ltd. Programmable logic devices
US6972791B1 (en) 1998-04-16 2005-12-06 Nikon Corporation Electronic camera and solid-state camera element that provides a reduced pixel set
US20060022700A1 (en) * 2004-07-27 2006-02-02 Goel Ashish K FPGA-based digital circuit for reducing readback time

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0911796A1 (en) 1997-10-24 1999-04-28 Canon Kabushiki Kaisha Matrix substrate, liquid crystal display device and projection type liquid crystal display apparatus employing the same with reduced field-through effect between subsequent scan lines
US6237124B1 (en) * 1998-03-16 2001-05-22 Actel Corporation Methods for errors checking the configuration SRAM and user assignable SRAM data in a field programmable gate array
US6972791B1 (en) 1998-04-16 2005-12-06 Nikon Corporation Electronic camera and solid-state camera element that provides a reduced pixel set
US6255848B1 (en) 1999-04-05 2001-07-03 Xilinx, Inc. Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA
EP1320048A2 (en) 2001-12-14 2003-06-18 STMicroelectronics Pvt. Ltd Rapid partial configuration of reconfigurable devices
US20050122132A1 (en) * 2002-03-18 2005-06-09 Katarzyna Leijten-Nowak Configuration memory implementation for lut-based reconfigurable logic architectures
US20040015758A1 (en) * 2002-05-13 2004-01-22 Stmicroelectronics Pvt. Ltd. Method and device for testing configuration memory cells in programmable logic devices (PLDS)
US20050172070A1 (en) * 2003-12-05 2005-08-04 Stmicroelectronics Pvt. Ltd. Programmable logic devices
US20060022700A1 (en) * 2004-07-27 2006-02-02 Goel Ashish K FPGA-based digital circuit for reducing readback time

Also Published As

Publication number Publication date
US7157935B2 (en) 2007-01-02
EP1521187A1 (en) 2005-04-06
US20050127943A1 (en) 2005-06-16

Similar Documents

Publication Publication Date Title
US6323681B1 (en) Circuits and methods for operating a multiplexer array
US6201406B1 (en) FPGA configurable by two types of bitstreams
US5394031A (en) Apparatus and method to improve programming speed of field programmable gate arrays
US5426379A (en) Field programmable gate array with built-in bitstream data expansion
US7477072B1 (en) Circuit for and method of enabling partial reconfiguration of a device having programmable logic
US5760602A (en) Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA
US6759869B1 (en) Large crossbar switch implemented in FPGA
US7111224B1 (en) FPGA configuration memory with built-in error correction mechanism
US6304101B1 (en) Programmable logic device, information processing system, method of reconfiguring programmable logic device and method compressing circuit information for programmable logic device
US7576561B1 (en) Device and method of configuring a device having programmable logic
US3818452A (en) Electrically programmable logic circuits
US5773993A (en) Configurable electronic device which is compatible with a configuration bitstream of a prior generation configurable electronic device
US7864620B1 (en) Partially reconfigurable memory cell arrays
US6127843A (en) Dual port SRAM memory for run time use in FPGA integrated circuits
USRE43081E1 (en) Method and device for configuration of PLDS
JP4808318B2 (en) Data transfer method of hybrid data I / O for memory application
EP1968193B1 (en) Utilization of unused IO block for core logic functions
EP1233517B1 (en) A system for rapid configuration of a programmable logic device
US6097210A (en) Multiplexer array with shifted input traces
US5898317A (en) Configurable monolithic semiconductor circuit and method for configuring
US20060022700A1 (en) FPGA-based digital circuit for reducing readback time
CN105247505A (en) Reconfigurable instruction cell array with conditional channel routing and in-place functionality
US7221185B1 (en) Method and apparatus for memory block initialization
US7606969B2 (en) Programmable logic devices
EP1967973A1 (en) A method of configuring embedded application-specific functional blocks

Legal Events

Date Code Title Description
AS Assignment

Owner name: SICRONIC REMOTE KG, LLC, DELAWARE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS, N.V.;REEL/FRAME:026111/0774

Effective date: 20071228

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: MINERAL LASSEN LLC, NEVADA

Free format text: MERGER;ASSIGNOR:SICRONIC REMOTE KG, LLC;REEL/FRAME:036940/0693

Effective date: 20150811

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553)

Year of fee payment: 12