USRE41016E1 - Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits - Google Patents

Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits Download PDF

Info

Publication number
USRE41016E1
USRE41016E1 US10/952,594 US95259405A USRE41016E US RE41016 E1 USRE41016 E1 US RE41016E1 US 95259405 A US95259405 A US 95259405A US RE41016 E USRE41016 E US RE41016E
Authority
US
United States
Prior art keywords
probe
independent
semiconductor integrated
probe card
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/952,594
Inventor
Tomomi Momohara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US10/952,594 priority Critical patent/USRE41016E1/en
Application granted granted Critical
Publication of USRE41016E1 publication Critical patent/USRE41016E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02—General constructional details
    • G01R1/06—Measuring leads; Measuring probes
    • G01R1/067—Measuring probes
    • G01R1/073—Multiple probes
    • G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07342—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being at an angle other than perpendicular to test object, e.g. probe card
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2831—Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates

Definitions

  • the present invention relates to a probe card for testing semiconductor integrated circuits and also to a method of probe-testing semiconductor integrated circuits by using the probe card.
  • Probing test is performed on semiconductor integrated circuits for their electrical characteristics. The test is carried out after the wafer process and before the dicing process, namely after the integrated circuits have been formed in a semiconductor wafer, arranged in rows and columns. By this test it is determined whether the integrated circuits are defective or not. Any integrated circuit found defective is not subjected to an assembly step. This helps to prevent an unnecessary increase in the manufacturing cost of semiconductor devices.
  • FIG. 1 is a perspective view, illustrating a conventional probe card 5 and a semiconductor wafer 1 .
  • the probe card 5 has one probe-needle hole 7 . Protruding through the hole 7 are four groups 9 a, 9 b, 9 c an 9 d of needles to test four chips 3 a, 3 b, 3 c and 3 d.
  • the probe card 5 is used to test four chips at the same time, for determining the electrical characteristics of the chips.
  • FIG. 2 is a perspective view, showing another type of a conventional probe card 5 ′ and a semiconductor wafer 1 .
  • the probe card 5 ′ has eight groups 9 a to 9 h of needles, which protrude through a hole 7 .
  • the groups 9 a to 9 h of needles are provided to test eight chips 3 a to 3 h at the same time, whereas the four groups 9 a to 9 d of needles of the probe card 5 ( FIG. 1 ) are used to test four chips 3 a to 3 d simultaneously.
  • the probe card 5 ′ helps to shorten the time required for testing one chip.
  • the probe card 5 ′ When the probe card 5 ′ was used to accomplish a probing test, however, more chips were likely found to be found defective than in the case where the probe card 5 shown in FIG. 1 was used. To determine whether this tendency is was genuine or not, the chips tested by using the card 5 ′ were tested, one by one. Of the chips which were found defective when tested by means of the using card 5 ′, some proved flawless. This means that the probe card 5 ′ can test chips but with an insufficient accuracy.
  • the response signals output from all chips simultaneously tested are supplied at the same time to the tester via the probe card 5 ′.
  • the tester compares the levels, leading edge time and trailing edge time of the response signals with prescribed values or ranges, determining whether the chips are flawless or not.
  • the probe needles of the groups 9 a to 9 h are connected to probe contacts 11 provided on the circumferential edge of the probe card 5 ′ by wires (not shown) which are provided within the card 5 ′. It is at the probe contacts 11 that the probe card 5 ′ can contact a tester.
  • the response signal from each chip tested has its level lowered before reaching the tester, because of the resistance of the wire provided in the card 5 ′. It is natural that the leading and trailing edge time of the response signal shift in accordance with the capacitance of the wire.
  • the more groups of probe needles provided to test more chips at a time the greater the diameter D of the probe card 5 ′.
  • the diameter D increases, so does the difference in length between a wire connecting a needle located at the center of the card 5 ′ to the associated contact 11 and a wire associated a needle at the edge of the card 5 ′ to the associated contact 11 .
  • the differences in resistance and capacitance among the wires increase in proportion. Further, the longer the wires, the higher the probability of crosstalk among the wires.
  • the larger the diameter D the more likely the probe card 5 ′ will warp. If the card 5 ′ warps, the contact resistances between the chip pads on the one hand and the probe needles on the other will become different, and so will become the contact resistances between the probe needles on the one hand and the tester on the other hand. As the probe card 5 ′ warps, a stress is exerted on the wires provided in the card 5 ′. Each wire may have its electrical characteristics altered at that part on which an excessive stress is applied.
  • any or some of the problems described above impair the accuracy of the probing test achieved by the probe card 5 ′. Due to these problems, some of the chips simultaneously tested may be determined to be defective though they are actually flawless, particularly when the tester compares the levels, leading edges and trailing edges of the response signals from the chips with the prescribed values or ranges. In other words, the difference in resistance and capacitance among the wires provided in the card 5 ′, the difference in pad-needle contact resistance, the difference in needle-tester contact resistance, the changes in the electrical characteristics of the wires, and the crosstalk among the wires prevent the tester from detecting the true characteristics of the chips tested at the same time.
  • a semiconductor memory having a large storage capacity is one of the most delicate and sensitive devices. Its operation will be jeopardized if even a very small error is made. To see whether such a small error occurs or not, the memory is subjected to proving test which is performed by using a probe card under strict conditions. Therefore, a problem with the wires provided in the probe card lower the test accuracy, even if the problem is a very small one.
  • the object of the present invention is to provide a probe card which can help to enhance the productivity of semiconductor integrated circuits and to reduce the manufacturing cost thereof, and also to provide a method of probe-testing semiconductor integrated circuits by using the probe card.
  • a probe card according to the invention is designed to test semiconductor integrated circuits formed on a semiconductor wafer and arranged in rows and columns.
  • the probe card has groups of probe needles provided to contact semiconductor integrated circuits arranged in two columns and at least two rows. It receives a test signal from the tester and supplies the test signal simultaneously to these semiconductor integrated circuits through the groups of probe needles. It receives response signals simultaneously from the semiconductor integrated circuits through the groups of probe needles and then supplies the response signals to the tester.
  • FIG. 1 is a perspective view of a conventional probe card
  • FIG. 2 is a perspective view of a conventional probe card of another type
  • FIG. 3 is a perspective view of a probe card according to a first embodiment of the invention.
  • FIG. 4 is a magnified plan view of a part of the probe card, showing the probe needles
  • FIG. 5A is a graph representing the results of conventional probing test
  • FIG. 5B is a graph representing the results of the probing test performed by using the probe card shown in FIG. 3 ;
  • FIG. 6 is a plan view of a probe card according to a second embodiment of this invention.
  • FIG. 7 is an exploded view of a probe card according to a third embodiment of the invention.
  • FIG. 8 is a diagram explaining a probe-testing method according to a fourth embodiment of the present invention.
  • FIG. 9 is a diagram explaining a probe-testing method according to a fifth embodiment of this invention.
  • FIG. 10 is a diagram explaining a probe-testing method according to a sixth embodiment of the invention.
  • FIG. 11 is a diagram representing the positional relationship between the probe needles of a probe card according to a seventh embodiment of the invention, on the one hand, and the pads of an IC chip, on the other;
  • FIG. 12 is a diagram representing the positional relationship which the probe needles of the probe card according to a seventh embodiment may have with the pads of an IC chip;
  • FIG. 13 is a perspective view of a probe card according to an eighth embodiment of the invention.
  • FIG. 14 is a diagram showing the positional relationship between the probe needles of a probe card according to a ninth embodiment, on the one hand, and the pads of an IC chip, on the other;
  • FIG. 15 is a magnified plan view of a part of the probe card shown in FIG. 14 , showing the probe needles;
  • FIG. 16 is a diagram showing the positional relationship between the probe needles of a probe card according to a tenth embodiment, on the one hand, and the path of an IC chip, on the other;
  • FIG. 17 is a magnified plan view of a part of the probe card shown in FIG. 16 , illustrating the probe needles.
  • FIG. 3 is a perspective view showing a probe card 15 according to the first embodiment of the invention, along with a semiconductor wafer 1 .
  • FIG. 4 is a magnified plan view of a part of the card 15 .
  • 84 IC chips 3 are provided on the wafer 1 , arranged in rows and columns.
  • the probe card 15 is designed to probe-test the chips 3 . It comprises eight groups 19 a to 19 h of probe needles, a substrate 20 and probe contacts 21 .
  • the probe needles of the groups 19 a to 19 h can contact eight chips 3 a to 3 h arranged in four rows and two columns.
  • the card substrate 20 has a rectangular through hole 17 having two short sides and two long sides.
  • the first to fourth groups 19 a to 19 d of needles are provided on the card substrate 20 along one long side of the hole 17
  • the fifth to eighth groups 19 e to 19 h of needles are provided on the card substrate 20 along the other long side of the hole 17 .
  • the groups 19 a to 19 h of needles are arranged in two rows, each row consisting of four groups.
  • the probe needles of the groups 19 a to 19 d extend downwards through the hole 17 to contact the external pads 31 of the IC chips 3 a to 3 d arranged in one column, and the probe needles of the groups 19 e to 19 h extend upwards through the hole 17 to contact the outer pads 31 of the IC chips 3 e to 3 h arranged in the next row.
  • the probe contacts 21 are provided on the substrate 20 , arranged along the circumferential edge of the substrate 20 .
  • the contacts 21 are connected to the groups 19 a to 19 h of needles by wires (not shown) which are provided on or in the substrate 20 .
  • the probe card 15 is positioned with respect to the semiconductor wafer 1 , such that the probe needles of the groups 19 a to 19 h contact the outer pads 31 of the chips 3 a to 3 h, respectively, as is illustrated in FIG. 4.
  • a test signal is supplied from a tester (not shown) to the probe contacts 21 and hence to the groups 19 a to 19 h of needles through the wires.
  • the test signal is simultaneously supplied to the eight chips 3 a to 3 h through the groups 19 a to 19 h of needles.
  • the chips 3 a to 3 h output response signals, which are supplied to the probe contacts 21 first through the groups 19 a to 19 h of needles and then through the wires.
  • the response signals are ultimately supplied from the probe contacts 21 to the tester.
  • the tester compares the levels, leading edge time and trailing edge time of the response signals with prescribed values or ranges. Thus, the tester determines, at a time, whether eight chips 3 a to 3 h arranged in four rows and two columns are flawless or not.
  • the probe card 15 shown in FIG. 3 serves to test eight chips 3 a to 3 h at a time, as does the conventional probe card 5 ′ ( FIG. 2 ) which has eight groups of probe needles arranged in one column. It helps to shorten the time required to test one chip, and ultimately the time required to test all chips on one semiconductor wafer.
  • the probe card 15 has a diameter D as small as that of the conventional probe card 5 ( FIG. 1 ) which has four groups of probe needles arranged in one column.
  • the difference in length between the longest and shortest wires provided on or in the substrate 20 is similar to the conventional card 5 .
  • the differences in resistance and capacitance among the wires is proportionally similar to the conventional card 5 .
  • the skew difference among the wires which impairs the accuracy of probing test, disabling the tester to determine the true characteristic or ability of each chip tested is similar to the conventional card 5 .
  • the probe card 15 Since the probe card 15 has a small diameter, it warps but very little, exerting but a very little stress on the wires provided on or in the substrate 20 and scarcely altering the electrical characteristics of the wires. In addition, since the wires are short, the crosstalk among the wires is small.
  • the probe card 15 can serve to enhance the productivity production of semiconductor integrated circuits and also to reduce the manufacturing cost of semiconductor integrated circuits.
  • FIG. 5A is a graph representing the results of conventional probing test
  • FIG. 5B is a graph representing the results of the probing test performed by using the probe card 15 .
  • three out of eight chips 3 a to 3 h were found to be flawless when tested by using the probe card 5 ′ shown in FIG. 2 .
  • the true characteristics of the chips tested are indicated by broken lines. In view of the true characteristics of the chips, seven chips should have been found to be flawless. This means that four chips were 3 a, 3 f, 3 g and 3 h were regarded as defective, though they were flawless in fact.
  • the probe card 15 serves to test chips with high accuracy, thus saving flawless chips which would have been discarded as defective if the conventional probe card 5 ′ had been used. As a result, the probe card 15 serves to decrease the manufacturing cost of semiconductor integrated circuits.
  • a probe card 15 according to the second embodiment will be described, with reference to FIG. 6 which is a plan view.
  • the second embodiment is characterized in that groups of wires are arranged on or in the substrate 20 such that all wires are as short as possible.
  • the probe card 15 has a substrate.
  • the substrate has a rectangular through hole 17 extending along a diameter 30 of the substrate 30 .
  • the substrate has a right half 33 R and a left half 33 L on the right and left sides of the diameter 30 , respectively.
  • Provided in the right half 33 R are four wiring regions 35 a to 35 d.
  • Provided in the left half 33 L are four wiring regions 35 e to 35 h.
  • a group 37 a of wires is provided, connecting the probe contacts of a group 21 a to the probe needles of the group 19 a (not shown) which are to contact the pads of a chip 3 a.
  • a group 37 b of wires is provided, connecting the probe contacts of a group 21 b to the probe needles of the group 19 b (not shown) which are to contact the pads of a chip 3 b.
  • groups 37 c to 37 h of wires are provided, respectively, each connecting a probe pad to a probe needle.
  • the wires of the group 37 h provided in the wiring region 35 h connect the probe pads of the group 21 h to the probe needles of the group 19 h which are to contact the pads of a chip 3 h.
  • the four groups 19 a to 19 d of probe needles to contact the chips 3 a to 3 d, groups 21 a to 21 d of probe contacts, and groups 37 a to 37 d of wires are arranged in the right half 33 R of the substrate.
  • the remaining four groups 19 e to 19 h of probe needles to contact the chips 3 e to 3 h, groups 21 e to 21 h of probe contacts, and groups 37 e to 37 h of wires are arranged in the right left half 33 L of the substrate.
  • the wires of the groups 37 a to 37 h are shorter than otherwise, and the difference in length between the longest and shortest wires provided is relatively small. Hence, the differences in resistance and capacitance among the wires is proportionally small. In addition, since the wires are short, the crosstalk among the wires is small.
  • the probe card 15 according to the second embodiment can therefore help accomplish high-accuracy probing test, in which eight chips are tested at the same time.
  • FIG. 7 is an exploded view.
  • the third embodiment is similar to the first embodiment. It is characterized in that the substrate 20 is designed so as to reduce the crosstalk among the wires.
  • the substrate 20 is composed of seven layers 20 - 1 to 20 - 7 .
  • Probe contacts 21 are mounted on the first layer 20 - 1 .
  • This probe card 15 is designed for use in testing semiconductor memories and has six types of wires 27 , which are: address signal wires; data signal wires; ground (VSS) wires; control wires for supplying control signals such as row-address strobe signals and column-address strobe signals; power-supply wires; and other wires for a monitor or the like.
  • the address signal wires are provided on the second layer 20 - 2 , the data signal wires on the third layer 20 - 3 , the ground wires on the fourth layer 20 - 4 , the control wires on the fifth layer 20 - 5 , the power-supply wires on the sixth layer 20 - 6 , and the other wires on the seventh layer 20 - 7 .
  • the wires 37 provided on the second to seventh layers 20 - 2 to 20 - 7 extend through holes 39 made in these layers 20 - 2 to 20 - 7 and are connected to the probe contacts 21 which are provided on the first layer 20 - 1 .
  • the probe card 15 according to the third embodiment can, therefore, help to achieve high-accuracy probing test. It has eight groups of probe needles and can serve to test eight chips at the same time.
  • the third embodiment can be used in combination with the probe card according to the second embodiment.
  • FIG. 8 is a diagram explaining the probe-testing method according to the fourth embodiment. This method can test more chips at the same time than is possible by using the probe card 15 according to the first embodiment.
  • test stations 43 - 1 to 43 - 4 are provided for one tester 41 .
  • Each test station is equipped with one probe card. More precisely, the test stations 43 - 1 to 43 - 4 have probe cards 15 - 1 to 15 - 4 , respectively.
  • Four semiconductor wafers 1 — 1 to 1 - 4 are located at the test stations 43 - 1 to 43 - 4 , respectively.
  • the tester 41 tests four wafers 1 — 1 to 1 - 4 simultaneously.
  • L ⁇ M chips can be tested at a time, where L is the number of chips that can be simultaneously tested by using one probe card, and M is the number of test stations installed.
  • the tester 41 can test 32 chips at a time.
  • the probe cards 15 - 1 to 15 - 4 may be those of the first embodiment, the second embodiment, the third embodiment or a combination of the second and third embodiments. Since the probe card 15 of any embodiment serves to test chips with high accuracy, the tester 41 can test as many as 32 chips simultaneously with sufficiently high accuracy.
  • FIG. 9 is a diagram explaining the probe-testing method which is the fifth embodiment of this invention.
  • the fifth embodiment requires but little cost per chip, and is better in cost performance than the method according to the fourth embodiment.
  • the method uses one tester 41 and one test station 43 .
  • the test station 43 is equipped with two probe cards 15 - 1 and 15 - 2 .
  • the probe cards 15 - 1 and 15 - 2 are used at the same time to test chips provided on one semiconductor substrate 1 .
  • the tester 41 can test L ⁇ N chips simultaneously, where N is the number of probe cards provided at the test station 42 and L is the number of chips that can be simultaneously tested by using one probe card.
  • one test station can test more chips at the same time than is possible with the fourth embodiment, with the same accuracy as is possible with the fourth embodiment. In the case shown in FIG.
  • the test station 42 can test 16 chips at a time, whereas each test station can test only 8 chips at a time in the fourth embodiment (FIG. 8 ). Furthermore, the accuracy of probing test remains high, because both probe cards 15 - 1 and 15 - 2 attached to the station 43 .
  • the number of chips tested simultaneously at one test station increases since two or more probe cards 15 are attached to one test station. Therefore, the facility cost for testing one chip is low. Having only one test station, the prober probing system shown in FIG. 9 occupies a smaller floor area than the prober probing system shown in FIG. 8 which needs two test stations to test the same number of chips at the same time. The smaller the floor area required, the lower the air-conditioning cost required, or the hither higher the air purity in the probing room.
  • the probe-testing method according to the fifth embodiment helps to decrease the possibility that chips are contaminated with harmful substance such as sodium and the possibility that the wires of each chip are short-circuited by electrically conductive particles such as silicon dust.
  • the method according to the fifth embodiment is advantageous when used to test a large semiconductor wafer which has an increased number of chips.
  • FIG. 10 is a diagram explaining a probe-testing method according to the sixth embodiment of the present invention. As may be seen from FIG. 10 , the sixth embodiment is a combination of the methods according to the fourth and fifth embodiments.
  • test stations 43 - 1 and 43 - 2 are provided for one tester 41 , and two probe cards are attached to each test station.
  • probe cards 15 - 1 and 15 - 2 are attached to the first test station 43 - 1
  • probe cards 15 - 3 and 15 - 4 to the second test station 43 - 2 .
  • Two semiconductor wafers 1 — 1 and 1 - 2 are simultaneously tested at the test stations 43 - 1 and 43 - 2 , respectively, by using the four probe cards 15 - 1 to 15 - 4 .
  • the probe-testing method according to the sixth embodiment can test L ⁇ M ⁇ N chips at the same time, where L is the number of chips one probe card can test at a time, M is the number of test station provided, and N is the number of probe cards attached to one test station.
  • the sixth embodiment can serve to test many chips simultaneously with high accuracy as does the fourth embodiment, and can achieve good cost performance as does the fifth embodiment.
  • this probe card is designed to test IC chips arranged in two columns and at least two rows, at the same time, to determine whether the chips are flawless or defective.
  • the probe card comprises a substrate having a rectangular through hole. It is desirable that some of the probe needles be arranged along one long side of the hole to contact the pads of the chips provided on a semiconductor wafer and forming one column and that the other probe needles be arranged along the other long side of the hole to contact the pads of chips provided on the wafer and forming a next column. If the probe needles are thus arranged, the wires provided on or in the substrate can be made shortest as has been explained in conjunction with the second embodiment.
  • a semiconductor IC chip should have pads arranged in a column to be tested by using the a probe card according to the invention, which has groups of probe needles arranged in the specific manner described above.
  • FIG. 11 is a diagram representing the positional relationship between the probe needles of the probe card, on the one hand, and the pads of the IC chip 3 , on the other.
  • the chip 3 is rectangular and has a column of pads 31 arranged along the longitudinal axis.
  • This type of a chip is known as “center-pad type” and is used in, for example, semiconductor memories of large storage capacity.
  • the pads 31 can easily contact the needles of the group 19 provided on the probe card, some of which are arranged along one long side of the rectangular hole of the substrate and the others of which are arranged along the other long side of the rectangular hole.
  • the pads 31 may be arranged in staggered fashion as is illustrated in FIG. 12 .
  • FIG. 13 is a perspective view.
  • this probe card 15 serves to test 16 chips simultaneously, which are arranged in eight rows and two columns, whereas the first embodiment ( FIG. 3 ) serves to test eight chips at the same time, which are arranged in four rows and two columns.
  • the probe card 15 Designed to test chips arranged in eight rows, the probe card 15 inevitably have has a larger diameter D than the first embodiment (FIG. 3 ). Hence, it may have the same problems as does the conventional probe card 5 ′ (FIG. 2 ). Nevertheless, the eighth embodiment will be practically useful since the probe card technology is well expected to advance to simultaneously test 16 chips arranged in eight rows and two columns, with accuracy as high as in the case eight chips arranged in four rows and two columns are tested at the same time. Needless to say, the eighth embodiment has a smaller diameter than a conventional probe card which is designed to test 16 chips arranged in a single column.
  • the eighth embodiment ( FIG. 13 ) can therefore help not only to increase the productivity production of semiconductor integrated circuits, but also to reduce the manufacturing cost of semiconductor integrated circuits.
  • the present invention is not limited to probe cards which are designed to test eight chips arranged in four rows and two columns. Rather, the invention can provide probe cards which serve to test more chips at a time, arranged in more rows and two columns.
  • a probe card according to the ninth embodiment of the present invention will be described, with reference to FIGS. 14 and 15 .
  • the ninth embodiment is designed to test semiconductor memories each having a large storage capacity and, hence, a relatively large number of pads.
  • a semiconductor memory to be tested has 24 pads arranged in eight rows and three columns.
  • the probe card has group 19 of probe needles, each group consisting of 24 needles which are arranged in eight rows and three columns.
  • FIG. 15 is a plan view showing how the probe needles of groups 19 a to 19 h are positioned with respect to the pads 31 of semiconductor memories 3 a to 3 h. (Shown in FIG.
  • each group 19 may consists consist of more probe needles arranged in m rows and n column, where m>8 and n>3, whereby the probe card can test semiconductor integrated circuits each having more pads.
  • a probe card according to the tenth embodiment of the invention will be described, with reference to FIGS. 16 and 17 .
  • this probe card is designed to test semiconductor integrated circuits each having many pads 31 which are arranged in m rows and n columns in staggered fashion.
  • the probe contacts 21 are arranged in a circle, along the circumference of the substrate 20 .
  • the probe card may need to have so many probe contacts 21 that it is no longer possible to arrange the contacts 21 in one circle. If so, the probe contacts 21 may well be arranged in two or more concentric circles.
  • the present invention can provide a probe card which can help to enhance the productivity of semiconductor integrated circuits and to reduce the manufacturing cost thereof, and can also provide a method of probe-testing semiconductor integrated circuits by using the probe card.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Measuring Leads Or Probes (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)

Abstract

A probe card which can help to enhance the productivity of semiconductor integrated circuits manufacturing and to reduce the manufacturing cost thereof, and a method of probe-testing semiconductor integrated circuits by using the probe card. The probe card is designed to test semiconductor integrated circuits formed on a semiconductor wafer and arranged in rows and columns. It has groups of probe needles provided to contact semiconductor integrated circuits arranged in two columns and at least two rows. The card receives a test signal from a test device and supplies the test signal simultaneously to these semiconductor integrated circuits arranged in two columns and at least tow rows, through the groups of probe needles. It receives response signals simultaneously from the semiconductor integrated circuits through the groups of probe needles and then supplies the response signals to the tester.

Description

More than one reissue application has been filed for the reissue of U.S. Pat. No. 5,818,249. This is a continuation of application Ser. No. 09/686,200 filed Oct. 5, 2000, now U.S. Pat. No. RE40105 issued on Feb. 26, 2008, which is a reissue application of U.S. Pat. No. 5,818,249 issued Oct. 6, 1998. This continuation application also claims benefit of priority under 35 U.S.C. § 119 to Japanese Patent Application No. 7- 249531, filed on Sep. 27, 1995.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a probe card for testing semiconductor integrated circuits and also to a method of probe-testing semiconductor integrated circuits by using the probe card.
2. Description of the Related Art
Probing test is performed on semiconductor integrated circuits for their electrical characteristics. The test is carried out after the wafer process and before the dicing process, namely after the integrated circuits have been formed in a semiconductor wafer, arranged in rows and columns. By this test it is determined whether the integrated circuits are defective or not. Any integrated circuit found defective is not subjected to an assembly step. This helps to prevent an unnecessary increase in the manufacturing cost of semiconductor devices.
The integration density of semiconductor integrated circuits (ICs) has much increased in recent years. Because of the increased integration density, the time of testing each integrated circuit, or each IC chip (hereinafter called “chip”), has increased. Until recently the probing test has been performed, chip by chip. At present a plurality of chips are tested simultaneously, in order to shorten the time of testing one chip.
FIG. 1 is a perspective view, illustrating a conventional probe card 5 and a semiconductor wafer 1. As FIG. 1 shows, 84 chips 3 are arranged in rows and columns on the semiconductor wafer 1. The probe card 5 has one probe-needle hole 7. Protruding through the hole 7 are four groups 9a, 9b, 9c an 9d of needles to test four chips 3a, 3b, 3c and 3d. Thus, the probe card 5 is used to test four chips at the same time, for determining the electrical characteristics of the chips.
The integration density of semiconductor integrated circuits, particularly semiconductor memories, is still increasing. The time for testing one chip inevitably increases even if the probe card 5 (FIG. 1) is used. In order to shorten the time, it is necessary to provide more groups of prove probe needles for each column so that the card 5 may test more chips at the same time.
FIG. 2 is a perspective view, showing another type of a conventional probe card 5′ and a semiconductor wafer 1. As seen from FIG. 2, the probe card 5′ has eight groups 9a to 9h of needles, which protrude through a hole 7. The groups 9a to 9h of needles are provided to test eight chips 3a to 3h at the same time, whereas the four groups 9a to 9d of needles of the probe card 5 (FIG. 1) are used to test four chips 3a to 3d simultaneously. Hence, the probe card 5′ helps to shorten the time required for testing one chip.
When the probe card 5′ was used to accomplish a probing test, however, more chips were likely found to be found defective than in the case where the probe card 5 shown in FIG. 1 was used. To determine whether this tendency is was genuine or not, the chips tested by using the card 5′ were tested, one by one. Of the chips which were found defective when tested by means of the using card 5′, some proved flawless. This means that the probe card 5′ can test chips but with an insufficient accuracy.
Some reasons for the insufficient test accuracy, that are conceivable at present, will be discussed below.
The response signals output from all chips simultaneously tested are supplied at the same time to the tester via the probe card 5′. The tester compares the levels, leading edge time and trailing edge time of the response signals with prescribed values or ranges, determining whether the chips are flawless or not.
The probe needles of the groups 9a to 9h are connected to probe contacts 11 provided on the circumferential edge of the probe card 5′ by wires (not shown) which are provided within the card 5′. It is at the probe contacts 11 that the probe card 5′ can contact a tester. The response signal from each chip tested has its level lowered before reaching the tester, because of the resistance of the wire provided in the card 5′. It is natural that the leading and trailing edge time of the response signal shift in accordance with the capacitance of the wire.
The more groups of probe needles provided to test more chips at a time, the greater the diameter D of the probe card 5′. As the diameter D increases, so does the difference in length between a wire connecting a needle located at the center of the card 5′ to the associated contact 11 and a wire associated a needle at the edge of the card 5′ to the associated contact 11. As this difference increases, the differences in resistance and capacitance among the wires increase in proportion. Further, the longer the wires, the higher the probability of crosstalk among the wires.
Moreover, the larger the diameter D, the more likely the probe card 5′ will warp. If the card 5′ warps, the contact resistances between the chip pads on the one hand and the probe needles on the other will become different, and so will become the contact resistances between the probe needles on the one hand and the tester on the other hand. As the probe card 5′ warps, a stress is exerted on the wires provided in the card 5′. Each wire may have its electrical characteristics altered at that part on which an excessive stress is applied.
Any or some of the problems described above impair the accuracy of the probing test achieved by the probe card 5′. Due to these problems, some of the chips simultaneously tested may be determined to be defective though they are actually flawless, particularly when the tester compares the levels, leading edges and trailing edges of the response signals from the chips with the prescribed values or ranges. In other words, the difference in resistance and capacitance among the wires provided in the card 5′, the difference in pad-needle contact resistance, the difference in needle-tester contact resistance, the changes in the electrical characteristics of the wires, and the crosstalk among the wires prevent the tester from detecting the true characteristics of the chips tested at the same time.
This deterioration of probing-test accuracy is particularly prominent in the test of semiconductor memories having a large storage capacity. This is because these memories operate at so high a speed that only a little allowance is provided for the shifting of the leading and trailing edge time of each signal.
A semiconductor memory having a large storage capacity is one of the most delicate and sensitive devices. Its operation will be jeopardized if even a very small error is made. To see whether such a small error occurs or not, the memory is subjected to proving test which is performed by using a probe card under strict conditions. Therefore, a problem with the wires provided in the probe card lower the test accuracy, even if the problem is a very small one.
SUMMARY OF THE INVENTION
As indicated above, it is demanded that the time for performing probing test on semiconductor integrated circuits (ICs) be reduced as much as possible. To meet the demand it suffices to test as many IC chips as possible, at the same time. However, the more IC chips are tested simultaneously, the more chips will be determined to be defective though they are actually flawless. This would increase the manufacturing cost of the semiconductor integrated circuit.
Accordingly, the object of the present invention is to provide a probe card which can help to enhance the productivity of semiconductor integrated circuits and to reduce the manufacturing cost thereof, and also to provide a method of probe-testing semiconductor integrated circuits by using the probe card.
A probe card according to the invention is designed to test semiconductor integrated circuits formed on a semiconductor wafer and arranged in rows and columns. The probe card has groups of probe needles provided to contact semiconductor integrated circuits arranged in two columns and at least two rows. It receives a test signal from the tester and supplies the test signal simultaneously to these semiconductor integrated circuits through the groups of probe needles. It receives response signals simultaneously from the semiconductor integrated circuits through the groups of probe needles and then supplies the response signals to the tester.
Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out in the appended claims.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention and, together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.
FIG. 1 is a perspective view of a conventional probe card;
FIG. 2 is a perspective view of a conventional probe card of another type;
FIG. 3 is a perspective view of a probe card according to a first embodiment of the invention;
FIG. 4 is a magnified plan view of a part of the probe card, showing the probe needles;
FIG. 5A is a graph representing the results of conventional probing test;
FIG. 5B is a graph representing the results of the probing test performed by using the probe card shown in FIG. 3;
FIG. 6 is a plan view of a probe card according to a second embodiment of this invention;
FIG. 7 is an exploded view of a probe card according to a third embodiment of the invention;
FIG. 8 is a diagram explaining a probe-testing method according to a fourth embodiment of the present invention;
FIG. 9 is a diagram explaining a probe-testing method according to a fifth embodiment of this invention;
FIG. 10 is a diagram explaining a probe-testing method according to a sixth embodiment of the invention;
FIG. 11 is a diagram representing the positional relationship between the probe needles of a probe card according to a seventh embodiment of the invention, on the one hand, and the pads of an IC chip, on the other;
FIG. 12 is a diagram representing the positional relationship which the probe needles of the probe card according to a seventh embodiment may have with the pads of an IC chip;
FIG. 13 is a perspective view of a probe card according to an eighth embodiment of the invention;
FIG. 14 is a diagram showing the positional relationship between the probe needles of a probe card according to a ninth embodiment, on the one hand, and the pads of an IC chip, on the other;
FIG. 15 is a magnified plan view of a part of the probe card shown in FIG. 14, showing the probe needles;
FIG. 16 is a diagram showing the positional relationship between the probe needles of a probe card according to a tenth embodiment, on the one hand, and the path of an IC chip, on the other; and
FIG. 17 is a magnified plan view of a part of the probe card shown in FIG. 16, illustrating the probe needles.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Embodiments of the present invention will now be described, with reference to the accompanying drawings. The components shown in one drawing, which are similar or identical to those shown in any other drawing, are designated at the same reference numerals and will not be described in detail.
FIG. 3 is a perspective view showing a probe card 15 according to the first embodiment of the invention, along with a semiconductor wafer 1. FIG. 4 is a magnified plan view of a part of the card 15. As FIG. 3 illustrates, 84 IC chips 3 are provided on the wafer 1, arranged in rows and columns.
The probe card 15 is designed to probe-test the chips 3. It comprises eight groups 19a to 19h of probe needles, a substrate 20 and probe contacts 21. The probe needles of the groups 19a to 19h can contact eight chips 3a to 3h arranged in four rows and two columns. The card substrate 20 has a rectangular through hole 17 having two short sides and two long sides. The first to fourth groups 19a to 19d of needles are provided on the card substrate 20 along one long side of the hole 17, and the fifth to eighth groups 19e to 19h of needles are provided on the card substrate 20 along the other long side of the hole 17. In other words, the groups 19a to 19h of needles are arranged in two rows, each row consisting of four groups. As shown in FIG. 4, the probe needles of the groups 19a to 19d extend downwards through the hole 17 to contact the external pads 31 of the IC chips 3a to 3d arranged in one column, and the probe needles of the groups 19e to 19h extend upwards through the hole 17 to contact the outer pads 31 of the IC chips 3e to 3h arranged in the next row. As shown in FIG. 3, the probe contacts 21 are provided on the substrate 20, arranged along the circumferential edge of the substrate 20. The contacts 21 are connected to the groups 19a to 19h of needles by wires (not shown) which are provided on or in the substrate 20.
In operation, the probe card 15 is positioned with respect to the semiconductor wafer 1, such that the probe needles of the groups 19a to 19h contact the outer pads 31 of the chips 3a to 3h, respectively, as is illustrated in FIG. 4. A test signal is supplied from a tester (not shown) to the probe contacts 21 and hence to the groups 19a to 19h of needles through the wires. The test signal is simultaneously supplied to the eight chips 3a to 3h through the groups 19a to 19h of needles. In response to the test signal, the chips 3a to 3h output response signals, which are supplied to the probe contacts 21 first through the groups 19a to 19h of needles and then through the wires. The response signals are ultimately supplied from the probe contacts 21 to the tester. The tester compares the levels, leading edge time and trailing edge time of the response signals with prescribed values or ranges. Thus, the tester determines, at a time, whether eight chips 3a to 3h arranged in four rows and two columns are flawless or not.
The probe card 15 shown in FIG. 3 serves to test eight chips 3a to 3h at a time, as does the conventional probe card 5′ (FIG. 2) which has eight groups of probe needles arranged in one column. It helps to shorten the time required to test one chip, and ultimately the time required to test all chips on one semiconductor wafer.
Furthermore, the probe card 15 has a diameter D as small as that of the conventional probe card 5 (FIG. 1) which has four groups of probe needles arranged in one column. As a result, the difference in length between the longest and shortest wires provided on or in the substrate 20 is similar to the conventional card 5. It fellows follows that the differences in resistance and capacitance among the wires is proportionally similar to the conventional card 5. Hence, the skew difference among the wires, which impairs the accuracy of probing test, disabling the tester to determine the true characteristic or ability of each chip tested is similar to the conventional card 5. Since the probe card 15 has a small diameter, it warps but very little, exerting but a very little stress on the wires provided on or in the substrate 20 and scarcely altering the electrical characteristics of the wires. In addition, since the wires are short, the crosstalk among the wires is small.
In view of these advantages, the probe card 15 can serve to enhance the productivity production of semiconductor integrated circuits and also to reduce the manufacturing cost of semiconductor integrated circuits.
FIG. 5A is a graph representing the results of conventional probing test, while FIG. 5B is a graph representing the results of the probing test performed by using the probe card 15. As seen from FIG. 5A, three out of eight chips 3a to 3h were found to be flawless when tested by using the probe card 5′ shown in FIG. 2. In FIG. 5A, the true characteristics of the chips tested are indicated by broken lines. In view of the true characteristics of the chips, seven chips should have been found to be flawless. This means that four chips were3a, 3f, 3g and 3h were regarded as defective, though they were flawless in fact.
When the probe card 15 was used, testing chips 3a to 3h arranged in four rows and two columns, six of the chips were found to be flawless, as can be seen from FIG. 5B. Only one of the chips was found to be defective, though it was actually flawless, as can be understood from FIG. 5B. It should be noted that the eight chips tested by using the probe card 15 were respectively identical in characteristics to those eight chips tested by using the conventional probe card 5′.
Namely, some of the flawless chips which were regarded as defective when tested by using the conventional probe card 5′ were correctly found to flawless when tested by using the probe card 15 according to the invention. In other words, the probe card 15 serves to test chips with high accuracy, thus saving flawless chips which would have been discarded as defective if the conventional probe card 5′ had been used. As a result, the probe card 15 serves to decrease the manufacturing cost of semiconductor integrated circuits.
A probe card 15 according to the second embodiment will be described, with reference to FIG. 6 which is a plan view. The second embodiment is characterized in that groups of wires are arranged on or in the substrate 20 such that all wires are as short as possible.
As shown in FIG. 6, the probe card 15 has a substrate. The substrate has a rectangular through hole 17 extending along a diameter 30 of the substrate 30. The substrate has a right half 33R and a left half 33L on the right and left sides of the diameter 30, respectively. Provided in the right half 33R are four wiring regions 35a to 35d. Provided in the left half 33L are four wiring regions 35e to 35h. In the wiring region 35a, a group 37a of wires is provided, connecting the probe contacts of a group 21a to the probe needles of the group 19a (not shown) which are to contact the pads of a chip 3a. Similarly, in the wiring region 35b, a group 37b of wires is provided, connecting the probe contacts of a group 21b to the probe needles of the group 19b (not shown) which are to contact the pads of a chip 3b. In the other wiring regions 35c to 35h, groups 37c to 37h of wires are provided, respectively, each connecting a probe pad to a probe needle. For example, the wires of the group 37h provided in the wiring region 35h connect the probe pads of the group 21h to the probe needles of the group 19h which are to contact the pads of a chip 3h.
Thus the four groups 19a to 19d of probe needles to contact the chips 3a to 3d, groups 21a to 21d of probe contacts, and groups 37a to 37d of wires are arranged in the right half 33R of the substrate. The remaining four groups 19e to 19h of probe needles to contact the chips 3e to 3h, groups 21e to 21h of probe contacts, and groups 37e to 37h of wires are arranged in the right left half 33L of the substrate.
Arranged as shown in FIG. 6, the wires of the groups 37a to 37h are shorter than otherwise, and the difference in length between the longest and shortest wires provided is relatively small. Hence, the differences in resistance and capacitance among the wires is proportionally small. In addition, since the wires are short, the crosstalk among the wires is small. The probe card 15 according to the second embodiment can therefore help accomplish high-accuracy probing test, in which eight chips are tested at the same time.
Another probe card 15 according to the third embodiment of this invention will be described, with reference to FIG. 7 which is an exploded view. The third embodiment is similar to the first embodiment. It is characterized in that the substrate 20 is designed so as to reduce the crosstalk among the wires.
As illustrated in FIG. 7, the substrate 20 is composed of seven layers 20-1 to 20-7. Probe contacts 21 are mounted on the first layer 20-1. This probe card 15 is designed for use in testing semiconductor memories and has six types of wires 27, which are: address signal wires; data signal wires; ground (VSS) wires; control wires for supplying control signals such as row-address strobe signals and column-address strobe signals; power-supply wires; and other wires for a monitor or the like. The address signal wires are provided on the second layer 20-2, the data signal wires on the third layer 20-3, the ground wires on the fourth layer 20-4, the control wires on the fifth layer 20-5, the power-supply wires on the sixth layer 20-6, and the other wires on the seventh layer 20-7. The wires 37 provided on the second to seventh layers 20-2 to 20-7 extend through holes 39 made in these layers 20-2 to 20-7 and are connected to the probe contacts 21 which are provided on the first layer 20-1.
Since the wires 37 of each type are provided on one layer, not together with the wires of any other type, the crosstalk among the wires 37 is far less than in the case all wires are arranged densely on one and the same layer. The probe card 15 according to the third embodiment can, therefore, help to achieve high-accuracy probing test. It has eight groups of probe needles and can serve to test eight chips at the same time.
The third embodiment can be used in combination with the probe card according to the second embodiment.
Methods of probe-testing semiconductor integrated circuits by using the probe card according to the invention will be described as the fourth, fifth and sixth embodiments.
FIG. 8 is a diagram explaining the probe-testing method according to the fourth embodiment. This method can test more chips at the same time than is possible by using the probe card 15 according to the first embodiment.
As shown in FIG. 8, four test stations 43-1 to 43-4 are provided for one tester 41. Each test station is equipped with one probe card. More precisely, the test stations 43-1 to 43-4 have probe cards 15-1 to 15-4, respectively. Four semiconductor wafers 1—1 to 1-4 are located at the test stations 43-1 to 43-4, respectively. Using the probe cards 15-1 to 15-4, the tester 41 tests four wafers 1—1 to 1-4 simultaneously.
With this method, the more test stations are installed, the more chips can be tested at the same time with high accuracy. Namely, L×M chips can be tested at a time, where L is the number of chips that can be simultaneously tested by using one probe card, and M is the number of test stations installed.
In the instance shown in FIG. 8, L=8 and M=4. Hence, the tester 41 can test 32 chips at a time. The probe cards 15-1 to 15-4 may be those of the first embodiment, the second embodiment, the third embodiment or a combination of the second and third embodiments. Since the probe card 15 of any embodiment serves to test chips with high accuracy, the tester 41 can test as many as 32 chips simultaneously with sufficiently high accuracy.
FIG. 9 is a diagram explaining the probe-testing method which is the fifth embodiment of this invention. The fifth embodiment requires but little cost per chip, and is better in cost performance than the method according to the fourth embodiment.
As illustrated in FIG. 9, the method uses one tester 41 and one test station 43. The test station 43 is equipped with two probe cards 15-1 and 15-2. The probe cards 15-1 and 15-2 are used at the same time to test chips provided on one semiconductor substrate 1. In this method, the tester 41 can test L×N chips simultaneously, where N is the number of probe cards provided at the test station 42 and L is the number of chips that can be simultaneously tested by using one probe card. Hence, one test station can test more chips at the same time than is possible with the fourth embodiment, with the same accuracy as is possible with the fourth embodiment. In the case shown in FIG. 9, wherein L=8 and N=2, the test station 42 can test 16 chips at a time, whereas each test station can test only 8 chips at a time in the fourth embodiment (FIG. 8). Furthermore, the accuracy of probing test remains high, because both probe cards 15-1 and 15-2 attached to the station 43.
Still further, the number of chips tested simultaneously at one test station increases since two or more probe cards 15 are attached to one test station. Therefore, the facility cost for testing one chip is low. Having only one test station, the prober probing system shown in FIG. 9 occupies a smaller floor area than the prober probing system shown in FIG. 8 which needs two test stations to test the same number of chips at the same time. The smaller the floor area required, the lower the air-conditioning cost required, or the hither higher the air purity in the probing room. In view of this, the probe-testing method according to the fifth embodiment helps to decrease the possibility that chips are contaminated with harmful substance such as sodium and the possibility that the wires of each chip are short-circuited by electrically conductive particles such as silicon dust.
As may be understood from FIG. 9, the method according to the fifth embodiment is advantageous when used to test a large semiconductor wafer which has an increased number of chips.
FIG. 10 is a diagram explaining a probe-testing method according to the sixth embodiment of the present invention. As may be seen from FIG. 10, the sixth embodiment is a combination of the methods according to the fourth and fifth embodiments.
In the sixth embodiment, two test stations 43-1 and 43-2 are provided for one tester 41, and two probe cards are attached to each test station. To be more specific, probe cards 15-1 and 15-2 are attached to the first test station 43-1, and probe cards 15-3 and 15-4 to the second test station 43-2. Two semiconductor wafers 1—1 and 1-2 are simultaneously tested at the test stations 43-1 and 43-2, respectively, by using the four probe cards 15-1 to 15-4.
The probe-testing method according to the sixth embodiment can test L×M×N chips at the same time, where L is the number of chips one probe card can test at a time, M is the number of test station provided, and N is the number of probe cards attached to one test station. The sixth embodiment can serve to test many chips simultaneously with high accuracy as does the fourth embodiment, and can achieve good cost performance as does the fifth embodiment.
A semiconductor IC chips chip which can be easily tested by using a probe card which is according to the seventh embodiment of the invention will now be described.
Like the first to third embodiments, this probe card is designed to test IC chips arranged in two columns and at least two rows, at the same time, to determine whether the chips are flawless or defective. The probe card comprises a substrate having a rectangular through hole. It is desirable that some of the probe needles be arranged along one long side of the hole to contact the pads of the chips provided on a semiconductor wafer and forming one column and that the other probe needles be arranged along the other long side of the hole to contact the pads of chips provided on the wafer and forming a next column. If the probe needles are thus arranged, the wires provided on or in the substrate can be made shortest as has been explained in conjunction with the second embodiment.
A semiconductor IC chip should have pads arranged in a column to be tested by using the a probe card according to the invention, which has groups of probe needles arranged in the specific manner described above.
FIG. 11 is a diagram representing the positional relationship between the probe needles of the probe card, on the one hand, and the pads of the IC chip 3, on the other. As shown in FIG. 11, the chip 3 is rectangular and has a column of pads 31 arranged along the longitudinal axis. This type of a chip is known as “center-pad type” and is used in, for example, semiconductor memories of large storage capacity.
It is easy to bring the probe needles of one group 19 provided on the probe card into contact with the pads 31 because the pads 31 are arranged in a column. Even if identical chips on the semiconductor wafer are arranged in two columns as shown in FIG. 4, there will be formed only two columns of pads 31 which are to contact the probe needles of one group 19 provided on the probe card. Arranged in two columns, the pads 31 can easily contact the needles of the group 19 provided on the probe card, some of which are arranged along one long side of the rectangular hole of the substrate and the others of which are arranged along the other long side of the rectangular hole.
Alternatively, the pads 31 may be arranged in staggered fashion as is illustrated in FIG. 12.
A probe card 15 according to the eighth embodiment of this invention will be described, with reference to FIG. 13 which is a perspective view.
As shown in FIG. 13, this probe card 15 serves to test 16 chips simultaneously, which are arranged in eight rows and two columns, whereas the first embodiment (FIG. 3) serves to test eight chips at the same time, which are arranged in four rows and two columns.
Designed to test chips arranged in eight rows, the probe card 15 inevitably have has a larger diameter D than the first embodiment (FIG. 3). Hence, it may have the same problems as does the conventional probe card 5′ (FIG. 2). Nevertheless, the eighth embodiment will be practically useful since the probe card technology is well expected to advance to simultaneously test 16 chips arranged in eight rows and two columns, with accuracy as high as in the case eight chips arranged in four rows and two columns are tested at the same time. Needless to say, the eighth embodiment has a smaller diameter than a conventional probe card which is designed to test 16 chips arranged in a single column. The eighth embodiment (FIG. 13) can therefore help not only to increase the productivity production of semiconductor integrated circuits, but also to reduce the manufacturing cost of semiconductor integrated circuits.
As can be understood from the eighth embodiment, the present invention is not limited to probe cards which are designed to test eight chips arranged in four rows and two columns. Rather, the invention can provide probe cards which serve to test more chips at a time, arranged in more rows and two columns.
A probe card according to the ninth embodiment of the present invention will be described, with reference to FIGS. 14 and 15. The ninth embodiment is designed to test semiconductor memories each having a large storage capacity and, hence, a relatively large number of pads.
As shown in FIG. 14, a semiconductor memory to be tested has 24 pads arranged in eight rows and three columns. The probe card has group 19 of probe needles, each group consisting of 24 needles which are arranged in eight rows and three columns. FIG. 15 is a plan view showing how the probe needles of groups 19a to 19h are positioned with respect to the pads 31 of semiconductor memories 3a to 3h. (Shown in FIG. 15 are only groups 19a, 19b, 19g and 19h and only memories 3a, 3b, 3g and 3h.) As the probe card technology advances as expected, each group 19 may consists consist of more probe needles arranged in m rows and n column, where m>8 and n>3, whereby the probe card can test semiconductor integrated circuits each having more pads.
A probe card according to the tenth embodiment of the invention will be described, with reference to FIGS. 16 and 17. As seen from FIGS. 16 and 17, this probe card is designed to test semiconductor integrated circuits each having many pads 31 which are arranged in m rows and n columns in staggered fashion.
In the probe cards 15 according to the invention, which are shown in FIGS. 3, 6, 7 and 13, the probe contacts 21 are arranged in a circle, along the circumference of the substrate 20. The probe card may need to have so many probe contacts 21 that it is no longer possible to arrange the contacts 21 in one circle. If so, the probe contacts 21 may well be arranged in two or more concentric circles.
As has been described, the present invention can provide a probe card which can help to enhance the productivity of semiconductor integrated circuits and to reduce the manufacturing cost thereof, and can also provide a method of probe-testing semiconductor integrated circuits by using the probe card.
Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details, representative devices, and illustrated examples shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

Claims (17)

1. A probe card for use in probing test of semiconductor integrated circuits arranged on a semiconductor wafer in rows and columns, comprising:
a card substrate;
groups of probe needles, said groups arranged on said card substrate in two columns and at least two rows, to contact connection terminals of semiconductor integrated circuits which are arranged in two columns and at least two rows, and
groups of signal lines, each group of signal lines provided for one group of probe needles, each signal line provided for supplying a test signal from a tester to one probe needle and a response signal from the probe needle to the tester,
wherein a test signal supplied from said tester is supplied from said probe needles to the semiconductor integrated circuits arranged in two columns and at least two rows at the same time through said groups of probe needles, and response signals generated by the semiconductor integrated circuits arranged in two columns and at least two rows are simultaneously supplied to the tester through said groups of probe needles.
2. The probe card according to claim 1, wherein said card substrate has a rectangular through hole having first and second long sides, the probe needles of the groups extend through the rectangular through hole, the probe needles of some groups are arranged along the first long side of the rectangular hole to contact the connection terminals of the semiconductor integrated circuits arranged in the first column, and the probe needles of the other groups are arranged along the second long side of the rectangular through hole to contact the connection terminals of the semiconductor integrated circuits arranged in the first column.
3. The probe card according to claim 1, wherein connection terminals of the semiconductor integrated circuits comprise a plurality of pads which are arranged in at least two columns.
4. The probe card according to claim 2, which further comprises groups of contacts exposed on a surface of said card substrate, to be connected to the tester, and groups of wires connecting the groups of probe contacts to the groups of probe needles; and in which said probe substrate consists of first and second halves divided along a longitudinal axis of said rectangular hole, the wires connected to the probe needles to contact the connection terminals of the semiconductor integrated circuits arranged in the first column and the probe contacts connected to these wires are provided on the first half of said probe substrate, and the wires connected to the probe needles to contact the connection terminals of the semiconductor integrated circuits arranged in the second column and the probe contacts connected to these wires are provided on the second half of said probe substrate.
5. The probe card according to claim 4, wherein said probe substrate comprises a plurality of layers, said wires are divided into groups in accordance with types of signals and types of powers, and the groups of wires, thus formed, are provided on the layers, respectively.
6. A method of testing semiconductor integrated circuit chips, the method comprising:
coupling each of a plurality of probe contact terminals on a probe card to an independent external tester, the probe card having a plurality of probe needles and each of the plurality of probe contact terminals arranged thereon, wherein the probe contact terminals are direct connected to the probe needles by mechanical wirings;
preparing a semiconductor wafer having a plurality of semiconductor integrated circuit chips arranged thereon in at least two columns and at least two rows, each of the plurality of semiconductor integrated circuit chips having a plurality of external terminals;
coupling the plurality of probe needles on the probe card to the plurality of external terminals of each of the plurality of semiconductor integrated circuit chips arranged thereon in at least two columns and at least two rows;
concurrently receiving a plurality of independent test signals and independent power supply for the probe card by each of the plurality of probe contact terminals from the independent external tester;
concurrently supplying the plurality of independent test signals and the independent power supply through the plurality of probe needles on the probe card to each of the plurality of semiconductor integrated circuit chips from the probe card;
concurrently receiving a plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips in response to the plurality of independent test signals and independent power supply through the plurality of probe needles on the probe card by the probe card;
concurrently receiving the plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips through the plurality of probe contact terminals on the probe card by the independent external tester; and
concurrently comparing electrical characteristics of the plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips by the independent external tester.
7. The method according to claim 6, wherein the external terminals are centrally disposed within the integrated circuit chips.
8. The method according to claim 6, wherein the integrated circuit chips include a memory array.
9. The method according to claim 6, wherein the independent test signals and the independent power supply are supplied from the independent external tester to the probe needles by way of a plurality of wiring lines on internal layers of the probe card.
10. The method according to claim 6, wherein the independent test signals and the independent power supply are supplied from the independent external tester to the probe needles by way of the probe contact terminals and the mechanical wirings on different internal layers of the probe card.
11. A method of testing semiconductor integrated circuit chips, the method comprising:
coupling a plurality of probe contact terminals on a probe card to an independent external tester, the probe card having a plurality of probe needles and a plurality of probe contact terminals arranged thereon, wherein the probe contact terminals are direct connected to the probe needles by mechanical wirings;
preparing a semiconductor wafer having a plurality of semiconductor integrated circuit chips arranged thereon in at least two columns and at least two rows, each of the plurality of semiconductor integrated circuit chips having a plurality of external terminals;
coupling the plurality of probe needles on the probe card to the plurality of external terminals of each of the plurality of semiconductor integrated circuit chips, the plurality of probe needles being arranged on the probe card in at least two columns and at least two rows, the plurality of probe needles corresponding to those of the plurality of external terminals;
concurrently receiving a plurality of independent test signals and independent power supply for the probe card by each of the plurality of probe contact terminals from the independent external tester;
concurrently supplying the plurality of independent test signals and the independent power supply through the plurality of probe needles on the probe card to each of the plurality of semiconductor integrated circuit chips from the probe card;
concurrently receiving a plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips in response to the plurality of independent test signals and independent power supply through the plurality of probe needles on the probe card by the probe card;
concurrently receiving the plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips through the plurality of probe contact terminals on the probe card by the independent external tester; and
concurrently comparing the plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips by the independent external tester.
12. A method of testing semiconductor integrated circuit chips, the method comprising:
coupling each of a plurality of probe contact terminals on at least one probe card to an independent external tester, the probe card having a plurality of probe needles and each of the plurality of probe contact terminals arranged thereon, wherein the probe contact terminals are direct connected to the probe needles by mechanical wirings;
preparing a semiconductor wafer having a plurality of semiconductor integrated circuit chips arranged thereon in at least two columns and at least two rows, each of the plurality of semiconductor integrated circuit chips having a plurality of external terminals;
coupling the plurality of probe needles on the probe card to the plurality of external terminals of each of the plurality of semiconductor integrated circuit chips arranged thereon in at least two columns and at least two rows;
concurrently receiving a plurality of independent test signals and independent power supply for the probe card by each of the plurality of probe contact terminals from the independent external tester;
concurrently supplying the plurality of independent test signals and the independent power supply through the plurality of probe needles on the probe card to each of the plurality of semiconductor integrated circuit chips from the probe card;
concurrently receiving a plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips in response to the plurality of independent test signals and independent power supply through the plurality of probe needles on the probe card by the probe card;
concurrently receiving the plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips through the plurality of probe contact terminals on the probe card by the independent external tester; and
concurrently comparing electrical characteristics of the plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips by the independent external tester.
13. The method according to claim 12, wherein the independent test signals and the independent power supply are supplied from the independent external tester to the probe needles by way of a plurality of wiring lines on internal layers of the probe card.
14. The method according to claim 12, wherein the independent test signals and the independent power supply are supplied from the independent external tester to the probe needles by way of the probe contact terminals and the mechanical wirings on different internal layers of the probe card.
15. The method according to claim 12, further comprising:
preparing at least one test station; and
attaching a plurality of probe cards to the at least one test station.
16. A method of testing semiconductor integrated circuit chips, the method comprising:
coupling a plurality of probe contact terminals on at least one probe card to an independent external tester, the probe card having a plurality of probe needles and a plurality of probe contact terminals arranged thereon, wherein the probe contact terminals are direct connected to the probe needles by mechanical wirings;
preparing a semiconductor wafer having a plurality of semiconductor integrated circuit chips arranged thereon in at least two columns and at least two rows, each of the plurality of semiconductor integrated circuit chips having a plurality of external terminals;
coupling the plurality of probe needles on the probe card to the plurality of external terminals of each of the plurality of semiconductor integrated circuit chips, the plurality of probe needles being arranged on the probe card in at least two columns and at least two rows, the plurality of probe needles corresponding to those of the plurality of external terminals;
concurrently receiving a plurality of independent test signals and independent power supply for the probe card by each of the plurality of probe contact terminals from the independent external tester;
concurrently supplying the plurality of independent test signals and the independent power supply through the plurality of probe needles on the probe card to each of the plurality of semiconductor integrated circuit chips from the probe card;
concurrently receiving a plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips in response to the plurality of independent test signals and independent power supply through the plurality of probe needles on the probe card by the probe card;
concurrently receiving the plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips through the plurality of probe contact terminals on the probe card by the independent external tester; and
concurrently comparing the plurality of independent data output signals of each of the plurality of semiconductor integrated circuit chips by the independent external tester.
17. A method of testing semiconductor integrated circuit formed in a semiconductor wafer, the method comprising:
coupling a plurality of probe contact terminals on a probe card to an independent external tester, the probe card having a plurality of probe needles and a plurality of probe contact terminals arranged thereon, wherein the probe contact terminals are direct connected to the probe needles by mechanical wirings;
preparing a semiconductor wafer having a plurality of semiconductor integrated circuit chips arranged thereon in at least two columns and at least two rows, each of the plurality of semiconductor integrated circuit chips having a plurality of external terminals;
coupling the plurality of probe needles on the probe card to the plurality of external terminals of each of the plurality of semiconductor integrated circuit chips arranged thereon in at least two columns and at least two rows;
concurrently receiving a plurality of independent test signals and independent power supply for the probe card by each of the plurality of probe contact terminals from the independent external tester;
concurrently supplying a plurality of test signals and power supply voltages through the plurality of probe needles on the probe card to the external terminals on each of the plurality of semiconductor integrated circuit chips in at least two columns and at least two rows from the independent external tester;
concurrently receiving independent data output signals from each of the plurality of semiconductor integrated circuit chips in at least two columns and at least two rows by the independent external tester through the external terminals, the probe needles and the probe contacts; and
concurrently comparing electrical characteristics of the plurality of independent data output signals of each of plurality of semiconductor integrated circuit chips by the independent external tester.
US10/952,594 1995-09-27 2005-01-18 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits Expired - Lifetime USRE41016E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/952,594 USRE41016E1 (en) 1995-09-27 2005-01-18 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP07249531A JP3135825B2 (en) 1995-09-27 1995-09-27 Probe card and probing test method for semiconductor integrated circuit using the probe card
US08/718,660 US5818249A (en) 1995-09-27 1996-09-23 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits
US09/686,200 USRE40105E1 (en) 1995-09-27 2000-10-05 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits
US10/952,594 USRE41016E1 (en) 1995-09-27 2005-01-18 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/718,660 Reissue US5818249A (en) 1995-09-27 1996-09-23 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits

Publications (1)

Publication Number Publication Date
USRE41016E1 true USRE41016E1 (en) 2009-12-01

Family

ID=17194374

Family Applications (3)

Application Number Title Priority Date Filing Date
US08/718,660 Ceased US5818249A (en) 1995-09-27 1996-09-23 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits
US09/686,200 Expired - Lifetime USRE40105E1 (en) 1995-09-27 2000-10-05 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits
US10/952,594 Expired - Lifetime USRE41016E1 (en) 1995-09-27 2005-01-18 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US08/718,660 Ceased US5818249A (en) 1995-09-27 1996-09-23 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits
US09/686,200 Expired - Lifetime USRE40105E1 (en) 1995-09-27 2000-10-05 Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits

Country Status (4)

Country Link
US (3) US5818249A (en)
JP (1) JP3135825B2 (en)
KR (1) KR100328408B1 (en)
TW (1) TW409335B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11536770B2 (en) * 2018-09-28 2022-12-27 Changxin Memory Technologies, Inc. Chip test method, apparatus, device, and system

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3135825B2 (en) 1995-09-27 2001-02-19 株式会社東芝 Probe card and probing test method for semiconductor integrated circuit using the probe card
US6750527B1 (en) * 1996-05-30 2004-06-15 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device having a plurality of wells, test method of testing the semiconductor integrated circuit device, and test device which executes the test method
JPH1070243A (en) * 1996-05-30 1998-03-10 Toshiba Corp Semiconductor integrated circuit and method and apparatus for testing the same
EP0867013B1 (en) * 1996-10-11 2003-06-11 Koninklijke Philips Electronics N.V. Method of determining the pen velocity along a graphic tablet, and graphic tablet suitable for carrying out the method
US6196677B1 (en) 1998-05-20 2001-03-06 Advanced Micro Devices, Inc. Parallel test method
US6134685A (en) * 1998-03-16 2000-10-17 Advanced Micro Devices, Inc. Package parallel test method and apparatus
US6256882B1 (en) * 1998-07-14 2001-07-10 Cascade Microtech, Inc. Membrane probing system
US6281694B1 (en) * 1999-11-30 2001-08-28 United Microelectronics Corp. Monitor method for testing probe pins
TW442880B (en) * 2000-02-02 2001-06-23 Promos Technologies Inc Method for automatically classifying the wafer with failure mode
US6724209B1 (en) * 2000-04-13 2004-04-20 Ralph G. Whitten Method for testing signal paths between an integrated circuit wafer and a wafer tester
US6714828B2 (en) * 2001-09-17 2004-03-30 Formfactor, Inc. Method and system for designing a probe card
JP4667679B2 (en) * 2001-09-27 2011-04-13 Ｏｋｉセミコンダクタ株式会社 Probe card substrate
DE10241141B4 (en) * 2002-09-05 2015-07-16 Infineon Technologies Ag Semiconductor device test method for a semiconductor device test system with a reduced number of test channels
TWI351524B (en) * 2003-07-28 2011-11-01 Nextest Systems Corp Apparatus for planarizing a probe card and method
US6943573B1 (en) * 2004-03-23 2005-09-13 Texas Instruments Incorporated System and method for site-to-site yield comparison while testing integrated circuit dies
US7282933B2 (en) * 2005-01-03 2007-10-16 Formfactor, Inc. Probe head arrays
JP2007121180A (en) 2005-10-31 2007-05-17 Fujitsu Ltd Testing device test method for semiconductor device
KR100772547B1 (en) 2006-08-31 2007-11-02 주식회사 하이닉스반도체 Semiconductor device and test method thereof
US7649366B2 (en) 2006-09-01 2010-01-19 Formfactor, Inc. Method and apparatus for switching tester resources
US7852094B2 (en) * 2006-12-06 2010-12-14 Formfactor, Inc. Sharing resources in a system for testing semiconductor devices
JP4850284B2 (en) * 2007-03-28 2012-01-11 富士通セミコンダクター株式会社 Semiconductor device testing equipment
KR100791945B1 (en) * 2007-08-23 2008-01-04 (주)기가레인 Probe card
KR100907003B1 (en) * 2007-11-09 2009-07-08 주식회사 하이닉스반도체 Test Circuit and Semiconductor Apparatus with the Same
JP5069542B2 (en) 2007-12-03 2012-11-07 株式会社日本マイクロニクス Probe card
KR100925372B1 (en) * 2008-01-14 2009-11-09 주식회사 하이닉스반도체 Test Apparatus of Semiconductor Integrated Circuit and Method using The same
KR101147677B1 (en) * 2008-06-02 2012-05-21 가부시키가이샤 어드밴티스트 Test system and substrate unit to be used for testing
US7924035B2 (en) * 2008-07-15 2011-04-12 Formfactor, Inc. Probe card assembly for electronic device testing with DC test resource sharing
KR20100067861A (en) * 2008-12-12 2010-06-22 주식회사 하이닉스반도체 Probe card and manufacturing methods thereof
KR20100069300A (en) * 2008-12-16 2010-06-24 삼성전자주식회사 Probe card, and apparatus and method for testing semiconductor device
EP2246708A1 (en) * 2009-04-30 2010-11-03 Micronas GmbH Method for producing a defect map of individual components, in particular semiconductor components, on a carrier, in particular a semiconductor wafer
US8278958B2 (en) * 2009-05-01 2012-10-02 Cambridge Silicon Radio Ltd. Semiconductor test system and method
KR101069677B1 (en) * 2009-06-09 2011-10-04 주식회사 하이닉스반도체 Semiconductor Memory Apparatus and Probe Test Control Circuit Therefor
JP2011226809A (en) * 2010-04-15 2011-11-10 Toshiba Corp Semiconductor testing method and semiconductor test system
US8836363B2 (en) 2011-10-14 2014-09-16 Taiwan Semiconductor Manufacturing Company, Ltd. Probe card partition scheme
WO2013190952A1 (en) * 2012-06-18 2013-12-27 シャープ株式会社 Inspection device
TWI491887B (en) * 2013-01-21 2015-07-11 Mjc Probe Inc Probe needle module
US9508618B2 (en) * 2014-04-11 2016-11-29 Globalfoundries Inc. Staggered electrical frame structures for frame area reduction
KR102388044B1 (en) * 2015-10-19 2022-04-19 삼성전자주식회사 Test device and test system having the same

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4523144A (en) 1980-05-27 1985-06-11 Japan Electronic Materials Corp. Complex probe card for testing a semiconductor wafer
US4799009A (en) 1979-10-25 1989-01-17 Vlsi Technology Research Association Semiconductor testing device
US4994735A (en) 1988-05-16 1991-02-19 Leedy Glenn J Flexible tester surface for testing integrated circuits
US5012187A (en) 1989-11-03 1991-04-30 Motorola, Inc. Method for parallel testing of semiconductor devices
US5070297A (en) * 1990-06-04 1991-12-03 Texas Instruments Incorporated Full wafer integrated circuit testing device
JPH04230045A (en) 1990-12-27 1992-08-19 Toshiba Corp Semiconductor device
US5148103A (en) 1990-10-31 1992-09-15 Hughes Aircraft Company Apparatus for testing integrated circuits
JPH05113451A (en) 1991-10-22 1993-05-07 Nippon Maikuronikusu:Kk Probe board
US5254482A (en) * 1990-04-16 1993-10-19 National Semiconductor Corporation Ferroelectric capacitor test structure for chip die
US5525912A (en) * 1994-03-10 1996-06-11 Kabushiki Kaisha Toshiba Probing equipment and a probing method
JPH0992694A (en) 1995-09-27 1997-04-04 Toshiba Corp Probe card and probe test method for semiconductor integrated circuit using the probe card
US5623214A (en) 1994-10-14 1997-04-22 Hughes Aircraft Company Multiport membrane probe for full-wafer testing
US5642054A (en) 1995-08-08 1997-06-24 Hughes Aircraft Company Active circuit multi-port membrane probe for full wafer testing
US5736850A (en) * 1995-09-11 1998-04-07 Teradyne, Inc. Configurable probe card for automatic test equipment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0287643A (en) * 1988-09-26 1990-03-28 Nec Corp Semiconductor wafer tester
JP3135135B2 (en) * 1991-04-18 2001-02-13 三菱電機株式会社 Semiconductor device, its manufacturing method, its testing method and its testing device

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799009A (en) 1979-10-25 1989-01-17 Vlsi Technology Research Association Semiconductor testing device
US4523144A (en) 1980-05-27 1985-06-11 Japan Electronic Materials Corp. Complex probe card for testing a semiconductor wafer
US4994735A (en) 1988-05-16 1991-02-19 Leedy Glenn J Flexible tester surface for testing integrated circuits
US5012187A (en) 1989-11-03 1991-04-30 Motorola, Inc. Method for parallel testing of semiconductor devices
US5254482A (en) * 1990-04-16 1993-10-19 National Semiconductor Corporation Ferroelectric capacitor test structure for chip die
US5070297A (en) * 1990-06-04 1991-12-03 Texas Instruments Incorporated Full wafer integrated circuit testing device
US5148103A (en) 1990-10-31 1992-09-15 Hughes Aircraft Company Apparatus for testing integrated circuits
JPH04230045A (en) 1990-12-27 1992-08-19 Toshiba Corp Semiconductor device
JPH05113451A (en) 1991-10-22 1993-05-07 Nippon Maikuronikusu:Kk Probe board
US5525912A (en) * 1994-03-10 1996-06-11 Kabushiki Kaisha Toshiba Probing equipment and a probing method
US5623214A (en) 1994-10-14 1997-04-22 Hughes Aircraft Company Multiport membrane probe for full-wafer testing
US5642054A (en) 1995-08-08 1997-06-24 Hughes Aircraft Company Active circuit multi-port membrane probe for full wafer testing
US5736850A (en) * 1995-09-11 1998-04-07 Teradyne, Inc. Configurable probe card for automatic test equipment
JPH0992694A (en) 1995-09-27 1997-04-04 Toshiba Corp Probe card and probe test method for semiconductor integrated circuit using the probe card

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11536770B2 (en) * 2018-09-28 2022-12-27 Changxin Memory Technologies, Inc. Chip test method, apparatus, device, and system

Also Published As

Publication number Publication date
USRE40105E1 (en) 2008-02-26
KR970018326A (en) 1997-04-30
US5818249A (en) 1998-10-06
JP3135825B2 (en) 2001-02-19
TW409335B (en) 2000-10-21
KR100328408B1 (en) 2002-07-06
JPH0992694A (en) 1997-04-04

Similar Documents

Publication Publication Date Title
USRE41016E1 (en) Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits
US6603324B2 (en) Special contact points for accessing internal circuitry of an integrated circuit
US5399505A (en) Method and apparatus for performing wafer level testing of integrated circuit dice
US6871307B2 (en) Efficient test structure for non-volatile memory and other semiconductor integrated circuits
US7362113B2 (en) Universal wafer carrier for wafer level die burn-in
JP4837560B2 (en) Integrated circuit having inspection pad structure and manufacturing method thereof
US5654588A (en) Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure
US5594273A (en) Apparatus for performing wafer-level testing of integrated circuits where test pads lie within integrated circuit die but overly no active circuitry for improved yield
US6625073B1 (en) Apparatus and method for testing for defects between memory cells in packaged semiconductor memory devices
US6853206B2 (en) Method and probe card configuration for testing a plurality of integrated circuits in parallel
KR100331553B1 (en) Integrated circuit device having a pad which allows for multiple probing and reliable bonding
US6548907B1 (en) Semiconductor device having a matrix array of contacts and a fabrication process thereof
EP1284499B1 (en) Semiconductor wafer for in-process testing an integrated circuit and corresponding manufacturing method
JP2001077162A (en) Probing test method for semiconductor integrated circuit

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 12

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY