USRE40887E1 - Semiconductor chip with redistribution metal layer - Google Patents
Semiconductor chip with redistribution metal layer Download PDFInfo
- Publication number
- USRE40887E1 USRE40887E1 US11/183,300 US18330005A USRE40887E US RE40887 E1 USRE40887 E1 US RE40887E1 US 18330005 A US18330005 A US 18330005A US RE40887 E USRE40887 E US RE40887E
- Authority
- US
- United States
- Prior art keywords
- layer
- conductive material
- dielectric
- patterning
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 87
- 229910052751 metal Inorganic materials 0.000 title claims description 18
- 239000002184 metal Substances 0.000 title claims description 18
- 229920001721 polyimide Polymers 0.000 claims abstract description 61
- 238000000034 method Methods 0.000 claims abstract description 60
- 239000004642 Polyimide Substances 0.000 claims abstract description 57
- 238000002161 passivation Methods 0.000 claims abstract description 47
- 239000004020 conductor Substances 0.000 claims description 67
- 238000000059 patterning Methods 0.000 claims description 38
- 238000005530 etching Methods 0.000 claims description 36
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 24
- 238000004806 packaging method and process Methods 0.000 claims description 22
- 238000000151 deposition Methods 0.000 claims description 16
- 239000000463 material Substances 0.000 claims description 15
- 239000000377 silicon dioxide Substances 0.000 claims description 11
- 239000003989 dielectric material Substances 0.000 claims description 10
- 229920000642 polymer Polymers 0.000 claims description 10
- 229910052681 coesite Inorganic materials 0.000 claims description 9
- 229910052906 cristobalite Inorganic materials 0.000 claims description 9
- 229910052682 stishovite Inorganic materials 0.000 claims description 9
- 229910052905 tridymite Inorganic materials 0.000 claims description 9
- 239000010949 copper Substances 0.000 claims description 8
- 239000010936 titanium Substances 0.000 claims description 8
- 229910052782 aluminium Inorganic materials 0.000 claims description 7
- 229910052802 copper Inorganic materials 0.000 claims description 7
- 229910052719 titanium Inorganic materials 0.000 claims description 7
- 229910052715 tantalum Inorganic materials 0.000 claims description 6
- 229910052721 tungsten Inorganic materials 0.000 claims description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 10
- 229920005591 polysilicon Polymers 0.000 claims 10
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 claims 5
- 229910021417 amorphous silicon Inorganic materials 0.000 claims 5
- 229910052750 molybdenum Inorganic materials 0.000 claims 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims 1
- 150000004767 nitrides Chemical class 0.000 claims 1
- 239000010410 layer Substances 0.000 description 78
- 229910000679 solder Inorganic materials 0.000 description 13
- 230000006378 damage Effects 0.000 description 11
- 238000013461 design Methods 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 238000001723 curing Methods 0.000 description 6
- 230000008021 deposition Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 230000001965 increasing effect Effects 0.000 description 4
- 239000002243 precursor Substances 0.000 description 4
- 239000004033 plastic Substances 0.000 description 3
- 230000035882 stress Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000005336 cracking Methods 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000007779 soft material Substances 0.000 description 2
- 238000001029 thermal curing Methods 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 238000003848 UV Light-Curing Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000004883 computer application Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- -1 copperor Chemical compound 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001227 electron beam curing Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000002991 molded plastic Substances 0.000 description 1
- 238000010943 off-gassing Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 229920000052 poly(p-xylylene) Polymers 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 238000006748 scratching Methods 0.000 description 1
- 230000002393 scratching effect Effects 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- the invention relates to the fabrication of integrated circuit devices, and more particularly, to a method of rerouting semiconductor device Input/Output (I/O) connections.
- I/O Input/Output
- the rerouting of the I/O pads of semiconductor devices is achieved by providing an extra layer of polyimide over which relocated pads are created, the relocated pads are attached to the standard pads on a semiconductor die using wire bonding.
- the process of packaging semiconductor devices typically starts with a substrate that is ceramic or plastic based, the devices are mounted on the surface of the substrate while layers of interconnect lines and vias are formed that connect the devices to its surrounding circuitry.
- Many different approaches are known and have been used for the mounting and interconnecting of multiple semiconductor devices, such as Dual-In-Line packages (DIP's), Pin Grid Arrays (PGA's), Plastic Leaded Chip Carriers (PLCC's) and Quad Flat Packages (QFP's).
- Multi layer structures have further been used to connect physically closely spaced integrated circuits with each other. Using these techniques, a single substrate serves as an interconnect medium, multiple chips are connected to the interconnect medium forming a device package with high packaging density and dense chip wiring.
- the chip wiring contains layers of interconnect metal that are interconnected with interconnect vias, layers of dielectric (such as polyimide) or insulating layers separate metal layers that make up the interconnect network and the vias and contact points that establish connections between the interconnect networks.
- layers of dielectric such as polyimide
- insulating layers separate metal layers that make up the interconnect network and the vias and contact points that establish connections between the interconnect networks.
- the design of overlying and closely spaced interconnect lines is subject to strict rules of design that are aimed at improving package performance despite the high density packaging that is used. For instance, electrical interference between adjacent lines is minimized or avoided by creating interconnect lines for primary signals that intersect under 90 degree angles.
- Surface planarity must be maintained throughout the construction of multi-layer chip packages due to requirements of photolithography and package reliability. Many of the patterned layers within a layered structure form the base for overlying layers, lack of planarity can therefore have a multiplying effect on overlying layers.
- the Quad Flat Package has been created to achieve high pin count integrated packages with various point configurations.
- the pin I/O connections for these packages are typically established by closely spaced leads distributed along the four edges of the flat package. This limits the I/O count of the packages and therefore the usefulness of the QFP.
- the Bail Grid Array (BGA) package has been created whereby the I/O connects for the package are distributed around the periphery of the package and over the complete bottom of the package.
- the BGA package can therefore support more I/O points and provides a more desirable package for high circuit density with high I/O count.
- the BGA contact points are solder balls that in addition facilitate the process of flow soldering of the package onto a printed circuit board.
- the solder balls can be mounted in an array configuration and can use 40, 50 and 60 mil spacings in a regular or staggered pattern.
- the flip chip is a semiconductor device that has conductive layers formed on its top surface, external electrical interconnects can be made to these conductive layers by wire boning selected points of the conductive layers to surrounding circuitry or interconnect lines. For instance, if CMOS devices are created using the flip chip concept, the VSS and VDD voltage that is needed for the operation of the device can be supplied through selected vias or contact pads in the top surface of the CMOS device.
- the top surface of the flip chip is further provided with so-called solder bumps.
- the chip is turned over (flipped over) so that the solder bumps are now facing downwards and toward the circuit board, typically a printed circuit board, on which the flip chip is to be mounted.
- the solder bumps (on the now downward facing surface of the flip chip) are aligned with and brought into contact with contact pads that are for this purpose created in the top surface of the circuit board.
- the solder bumps are, by means of solder reflow or any other means, connected to the contact pads of the circuit board.
- the chips are often mounted on multi-chip modules such as polyimide substrates, which contain buried wiring patterns to conduct electrical signals between various chips.
- modules usually contain multiple layers of interconnect metallization separated by alternating layers of an isolating dielectric whose function is to serve as electrical isolation between the metal features.
- Any conductor material that is used in a multilevel interconnect has to satisfy certain essential requirements such as low resistively, resistance to electromigration, adhesion to the underlying substrate material, stability (both electrical and mechanical) and ease of processing.
- the device in a typical semiconductor device package, can be mounted or positioned in a package and further connected to interconnect lines of the device package by bond wires or solder bumps.
- the to be packaged semiconductor device is provided with pads (bond pads) that are, for ease of access, mounted around the perimeter of the device. Wires are connected from the bond pads to the supporting circuit board or to other means of providing interconnect lines such as Tape Automated Bonding (TAB) device packages.
- TAB Tape Automated Bonding
- the Thermal Coefficient of Expansion (TCE) that is in force for both the semiconductor device and the package in which the semiconductor device is mounted must be such that no undue thermal stress is exerted on the device or any of its components such as contact balls or solder bumps.
- TCE Thermal Coefficient of Expansion
- the semiconductor device expands as do the surrounding components of leadframe (molded plastic based, TAB based or other) and the main body of the package. If the relative expansion of these components differs considerably, a great amount of stress may be introduced at the points where the semiconductor device interfaces with the package, typically solder balls or solder bumps. This stress can lead to solder ball fatigue and eventual damage to or destruction of the solder ball.
- the Ball Gird Array device further enhances the availability of the number of I/O connections for a package.
- the number of I/O points that can be connected to a package is further enhanced if the contact pads (bond pads) that are used for the I/O interconnects are reduced in size. Reliability considerations however limit the reduction that can be applied to the size of the bond pads.
- a principle objective of the invention is to provide a method of I/O pad relocation that allows for the packaging of semiconductor devices of different dimensions while using a more universal package.
- Another objective of the invention is to provide improved packaging capability and the therefrom following improved manufacturing capability of semiconductor devices.
- Yet another objective of the invention is to provide a method of packaging semiconductor devices that allows for the use of more cost effective tools and equipment while the method of the invention of packaging semiconductor devices can be implemented in a clean room environment of less stringent requirements of room environmental control.
- a still further objective of the invention is to provide a method of pad relocation that can be implemented in a processing sequence after the process of device passivation, allowing for improved inventory control.
- a still further objective of the invention is to provide a method of pad relocation that further enhances the reliability of wire bond operations.
- a new method is provided for the creation of Input/Output connection points to a semiconductor device package.
- An extension is applied to the conventional I/O connect points of a semiconductor device, allowing the original I/O point location to be relocated to a new point of I/O interconnect that may be in the vicinity of the original point of I/O interconnect but can also be located at a distance from this original point of I/O interconnect.
- Layers of passivation and polyimide are provided for proper creation and protection of the extended and relocated I/O pads. Bond wires are used extensively as part of the invention to interconnect the original I/O points of interconnect with the relocated I/O points of interconnect.
- FIG. 1 shows top view expanded into a three-dimensional view of an original pad design and layout, the three-dimensional view shows the interconnects of the original pads to I/O points via bond wires.
- FIG. 2 shows a top view after I/O pad re-routing, resulting in I/O pad relocation by using bond wires.
- FIG. 3 shows a three-dimensional view of relocated I/O pads while also showing a top view of the original and the relocated I/O pads, the three-dimensional view shows the interconnects of the relocated pads to I/O points via bond wires.
- FIG. 4 shows a cross section of a re-routed I/O pad, whereby a layer of polyimide has been provided for I/O pad protection.
- FIG. 5 shows a cross section of a re-routed I/O pad, whereby no layer of polyimide has been provided for I/O pad protection.
- the method of the invention focuses on considerations of I/O connect that apply to semiconductor device packages.
- the invention specifically addresses the packaging concern of providing a package that has I/O points of connection that can be used in a flexible manner, this flexible manner being dependent in its implementation on using bond wires.
- the process of the invention makes use of the deposition of a thick, soft layer of dielectric material such as a layer of polyimide over which relocated I/O pads are formed. Since polyimide is one of the suggested materials that can be used for this purpose, some of the salient features of polyimide will be highlighted at this time. These features are assumed to be equally applicable to any other material that is selected for this thick, soft layer of dielectric.
- Polyimide films as inter-level dielectrics are used in the art as a technique for providing partial planarization of a dielectric surface.
- Polyimides are known to have the following characteristics:
- Polyimide is a frequently used dielectric, and is an example of an organic polymeric material.
- Other such dielectrics are for instance silicon dioxide (doped or undoped), silicon oxynitride, parylene or polyimide, spin-on-glass, plasma oxide or LPCVD oxide.
- polyimide is well understood in the semiconductor and is frequently applied to give extra protection to the surface of a silicon chip against scratching, cracking and other types of mechanical damage. Most often, mechanical damage may occur during assembly, packaging or any subsequent handling of the die. As a passivation layer, polyimide also guards against thin film cracking, which frequently results from the packaging of very large die into plastic packages. Existing polyimide processes are further compatible with standard forms of wire bonding technology.
- Pads 12 are I/O pads that are created on a semiconductor surface 10 , pads 12 are connected via bond wires 13 to the points 14 of I/O interconnect on the package in which the semiconductor device is packaged.
- the semiconductor surface 10 can be any surface that is part of a semiconductor structure and can typically be the surface of a semiconductor substrate.
- Pads 12 are arranged around the perimeter of surface 10 in one dimension, the process of the invention is not limited to one dimension so that I/O pads under the process of the invention can be arranged in two dimensions whereby these two dimensions may or may not intersect under an angle of 90 degrees.
- the I/O pads of the invention can be located any place on a semiconductor surface.
- FIG. 2 shows a top view after I/O pad re-routing resulting in I/O pad relocation.
- the pads that are highlighted as pads 12 are the original pads that have been created on surface 10
- pads 16 are the relocated pads that have been relocated using the process of the invention. It must be noted that the relocated pads 16 do not need to be connected to original pads 12 that are in the immediate vicinity of the relocated pads. For instance, while most relocations of the I/O pads follow the pattern that is shown by the relocation 18 (the relocated pad 17 is in close proximity to the original pad 19 ), this is not the case with the relocation that are affected by relocations 20 , 22 and 24 .
- the relocations that are shown in FIG. 2 are shown only as examples of possible relocations and in no way limit the relocations that can be achieved using the method of the invention.
- the relocation interconnections 20 , 22 and 24 preferably use bond wires.
- FIG. 3 shows a three dimensional view of the relocated I/O pads while at the same time showing a top view of the original and the relocated I/O pads.
- the center portion of the view that is shown in FIG. 3 is identical to the top view that is shown in FIG. 2 , pads 16 are connected via bond wires 15 to the points 16 ′ of I/O interconnect on the package in which the semiconductor device is packaged.
- pads 16 ′ is not connected in any manner with the sequence and adjacency of the original pads 12 .
- the relocated pads 16 ( 16 ′) can be connected to any of the pads 12 .
- the complexity of the relocation scheme and the therewith of incurred length of interconnection between the original I/O pads and the relocated I/O pads is, needless to say, subject to rules and limitations of electrical behavior and the impact that the I/O relocation interconnection lines have on this electrical behavior. Interconnections that are created between original points of I/O and relocated points of I/O, such as 20 , 22 , 24 and other, preferably use bond wire.
- FIG. 4 shows a cross section of a re-routed I/O pad whereby a layer of polyimide has been provided for I/O pad protection, this layer of polyimide is deposited over the surface of the relocated pad.
- the cross section that is shown in FIG. 4 has the following components:
- the preferred method of the invention to connect (external circuitry, not shown in FIG. 4 ) to the relocated I/O point 40 is the use of bond wires (not shown in FIG. 4 ).
- the invention uses thick, soft dielectric material (such as polyimide) for the layers that underlie the relocated I/O pads while the metal layers that are etched overlying this thick soft dielectric material are wide metals, making these etched metals suitable for I/O pads.
- thick soft dielectric material such as polyimide
- metal lines of the various layers of conducting lines in a semiconductor device are typically separated by insulating layers such as silicon oxide and oxygen-containing polymers that are deposited using Chemical Vapor Deposition (CVD) techniques.
- the insulating layers are deposited over patterned layers of interconnecting lines where electrical contact between successive layers of interconnecting lines is established with metal vias created for this purpose in the insulating layers.
- Electrical contact to the chip is typically established by means of bonding pads that from electrical interfaces with patterned levels of interconnecting metal lines. Signal lines and power/ground lines can be connected to the bonding pads.
- the bonding pads are passivated and electrically insulated by the deposition of a passivation layer over the surface of the bonding pads.
- Passivation layers can contain but are not limited to silicon oxide/silicon nitride (SiO 2 /Si 3 N 4 ), photosensitive polyimide, titanium nitride or phosphorus doped silicon dioxide deposited by CVD.
- the passivation layer is patterned and etched to create openings in the passivation layer for the bonding pads after which a second and relatively thick passivation layer is deposited that further insulates and protects the surface of the chips from moisture and other contaminants and from mechanical damage during the final assembling of the chips.
- Photosensitive polyimide has frequently been used for the creation of passivation layers.
- Photosensitive polyimides have the same characteristics as conventional polyimides but can, in addition, be patterned like a photoresist mask and can, after patterning and etching, remain on the surface on which it has been deposited to serve as a passivation layer.
- a precursor layer is first deposited by, for example, conventional photoresist spin coating.
- the precursor layer is, after a low temperature pre-bake, exposed using, for example, a step and repeat projection aligner and Ultra Violet (UV) light as a light source.
- UV Ultra Violet
- the dielectric layers 34 and 36 can, in line with the above indicate process of treating photosensitive polyimides and if these layers are created using polyimide, be cured after deposition and patterning, thereby outgassing solvents contained in the polyimide and enhancing the mechanical strength of the layers of polyimide.
- the process of curing can be thermal curing, E-beam or UV curing. Curing of a polyimide provides extra protection to the device circuitry. This step is typically a high temperature cure, at 350 to 400 degrees C., in a N 2 gas ambient for a time period between about 1.5 and 2.5 hours.
- the layer 34 of dielectric is deposited to a thickness within the range of between 5.0 and 9.5 ⁇ m. If a polyimide is used for this layer 34 , shrinkage of up to 40% of this thickness can occur as a result of the curing of the polyimide.
- the process of curing of layers 32 and 34 has to be performed using extreme care and may, in some instances, better not be performed.
- the curing may harden the layers of dielectric to the point where the benefit of the softness of the layer is negated, resulting in the possibility of damage to this layer at the time of wire bonding to the relocated I/O pad 40 .
- the passivation layer forms an insulting, protective layer that shields and protects the surface that it covers from mechanical and chemical damage during subsequent device assembly and packaging.
- the passivation layer must therefore have good adhesion to the underlying metal and any level of inter-level dielectric over which it is deposited, it must provide uniform step coverage so as not to hinder subsequent steps of planarization, it must be deposited in a uniform thickness, it must protest against mechanical damage such as surface scratch while it must also protect against moisture penetration, it must not introduce stress related problems while easy patterning of the passivation layer is required. It is clear that, in order to meet the requirements that are placed on the passivation layer; the passivation layer must be thick. In many applications, the passivation layer is therefore created using two depositions of passivation material.
- Passivation layers can contain for instance Plasma Enhanced oxide or Plasma Enhanced Si 3 N 4 , deposited using PECVD technology at a temperature between about 350 and 450 degrees C. with a pressure of between about 2.0 and 5.0 Torr for the duration between about 10 and 60 seconds.
- the conductive layer 40 can contain metal such as aluminum, copperor , aluminum/copper alloys, Ti, Ta, W, or Mo, or a combination of these materials.
- This metal can be deposited by methods of electroplating, electroless plating, and the like.
- This cold metal deposition can for instance be a deposition of Al or copper at approximately 200 degrees C. Copper can further be deposited by electroplating or electroless-plating.
- FIG. 5 shows a cross section of a re-routed I/O pad whereby the layer of polyimide, that is layer 36 of FIG. 4 , has not been provided for protection of the relocated I/O pad 40 .
- This can serve as an intermediary step and can result in cost savings or increased ease of manufacturing logistics in routing the chips through the manufacturing process.
- the preferred method of the invention to connect the relocated point 40 of I/O with surrounding circuitry is the use of bond wires (not shown in FIG. 5 ).
- the process of the invention in not limited to the examples that have been shown above.
- the process of the invention lends itself to using soft and thick layers of dielectric material while wide strips of metal can be used for purposes of re-routing the I/O pads. This rerouting enables the easy connection of the I/O pads to different format packages.
- the wire bonding pads can be located on the upper surface of a thick layer of material such as polyimide, thereby avoiding potential damage to underlying devices and structures during the process of wire bonding.
Landscapes
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
-
- polyimides produce surfaces in which the step heights of underlying features are reduced, and step slopes are gentle and smooth,
- polyimides can be used to fill small openings without producing voids that occur when low-temperature CVD oxide films are deposited,
- cured polyimide films can tolerate temperatures of up to 500 degrees C. without degradation of their dielectric film characteristics,
- polyimide films have dielectric breakdowns, which are only slightly lower than that of SiO2,
- polyimides have a the dielectric constant that is smaller than the dielectric constant of silicon nitride and of SiO2, and
- the process used to deposit and pattern polyimide films is relatively simple.
-
- 30 is a semiconductor layer on the surface of which is formed an assemblage of I/O points
- 32 is a layer of passivation material
- 34 is a first layer of polyimide and forms a thick (and relatively soft) dielectric material
- 36 is a second layer of polyimide
- 38 is the original, not relocated I/O point of connection that has been formed on the surface of
layer 30 - 40 is the relocated I/O point of connection that is connected to the I/
O pad 38 and as such forms the I/O point of contact that functionally extends I/O point ofconnection 38.
-
- in packaging semiconductor devices, the same package can be used for all devices that have an identical pattern of relocated I/O points of interconnect. By therefore customizing the creation of the relocated I/O pads to a particular semiconductor device, this device can now be mounted in a standardized package using the relocated I/O pads as points of interconnect,
- the process of the invention uses a relatively thick layer of dielectric (
layer 34,FIGS. 4 and 5 ) that overlays the original I/O pad and combines this relativity thick layer of dielectric with the used of relatively wide interconnect lines to create the relocated I/O pads. This approach allows for processes of the invention that can be performed using more cost effective processing equipment in addition to using a processing environment that needs to be less strictly environmentally controlled. Both of these factors make the process of the invention cost effective, - the process of the invention of I/O pad relocation can be performed after a passivation layer (
layer 32 ofFIGS. 4 and 5 ) has been deposited over the surface of the to be relocated I/O pad and before this layer of passivation is patterned for the contact opening to this I/O pad. The device can, because of this, remain in storage for a relatively long period of time, which provides for improved logistics control of the manufacturing process, and - the relocated I/O pads have been created on the surface of thick, soft material. Wirebonding operations to the relocated I/O pads can therefore be performed without incurring potential damage to underlying devices and structures.
Claims (43)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/183,300 USRE40887E1 (en) | 2001-05-17 | 2005-07-15 | Semiconductor chip with redistribution metal layer |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/858,528 US6593649B1 (en) | 2001-05-17 | 2001-05-17 | Methods of IC rerouting option for multiple package system applications |
US11/183,300 USRE40887E1 (en) | 2001-05-17 | 2005-07-15 | Semiconductor chip with redistribution metal layer |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/858,528 Reissue US6593649B1 (en) | 2001-05-17 | 2001-05-17 | Methods of IC rerouting option for multiple package system applications |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE40887E1 true USRE40887E1 (en) | 2009-09-01 |
Family
ID=25328525
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/858,528 Ceased US6593649B1 (en) | 2001-05-17 | 2001-05-17 | Methods of IC rerouting option for multiple package system applications |
US11/183,300 Expired - Lifetime USRE40887E1 (en) | 2001-05-17 | 2005-07-15 | Semiconductor chip with redistribution metal layer |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/858,528 Ceased US6593649B1 (en) | 2001-05-17 | 2001-05-17 | Methods of IC rerouting option for multiple package system applications |
Country Status (1)
Country | Link |
---|---|
US (2) | US6593649B1 (en) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7405149B1 (en) | 1998-12-21 | 2008-07-29 | Megica Corporation | Post passivation method for semiconductor chip or wafer |
US7381642B2 (en) | 2004-09-23 | 2008-06-03 | Megica Corporation | Top layers of metal for integrated circuits |
US6495442B1 (en) | 2000-10-18 | 2002-12-17 | Magic Corporation | Post passivation interconnection schemes on top of the IC chips |
US8021976B2 (en) * | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US6965165B2 (en) * | 1998-12-21 | 2005-11-15 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
US6884662B1 (en) * | 2002-01-28 | 2005-04-26 | Taiwan Semiconductor Manufacturing Company | Enhanced adhesion strength between mold resin and polyimide |
US7288845B2 (en) * | 2002-10-15 | 2007-10-30 | Marvell Semiconductor, Inc. | Fabrication of wire bond pads over underlying active devices, passive devices and/or dielectric layers in integrated circuits |
DE10255289A1 (en) * | 2002-11-26 | 2004-06-17 | Infineon Technologies Ag | Electronic component with stacked semiconductor chips in a parallel arrangement and method for its production |
US7319277B2 (en) * | 2003-05-08 | 2008-01-15 | Megica Corporation | Chip structure with redistribution traces |
US7078792B2 (en) * | 2004-04-30 | 2006-07-18 | Atmel Corporation | Universal interconnect die |
US7262121B2 (en) * | 2004-07-29 | 2007-08-28 | Micron Technology, Inc. | Integrated circuit and methods of redistributing bondpad locations |
TW200607030A (en) * | 2004-08-04 | 2006-02-16 | Univ Nat Chiao Tung | Process for protecting solder joints and structure for alleviating electromigration and joule heating in solder joints |
US7737564B2 (en) * | 2006-01-19 | 2010-06-15 | Lsi Corporation | Power configuration method for structured ASICs |
US7960825B2 (en) * | 2006-09-06 | 2011-06-14 | Megica Corporation | Chip package and method for fabricating the same |
US8030775B2 (en) | 2007-08-27 | 2011-10-04 | Megica Corporation | Wirebond over post passivation thick metal |
TWI382510B (en) * | 2008-09-15 | 2013-01-11 | Powertech Technology Inc | Semiconductor package having isolated inner lead |
US8049339B2 (en) * | 2008-11-24 | 2011-11-01 | Powertech Technology Inc. | Semiconductor package having isolated inner lead |
JP6254459B2 (en) * | 2014-02-27 | 2017-12-27 | 東京エレクトロン株式会社 | Method for improving chemical resistance of polymerized film, method for forming polymerized film, film forming apparatus, and method for manufacturing electronic product |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5026664A (en) * | 1988-04-07 | 1991-06-25 | Hitachi, Ltd. | Method of providing a semiconductor IC device with an additional conduction path |
US5172471A (en) | 1991-06-21 | 1992-12-22 | Vlsi Technology, Inc. | Method of providing power to an integrated circuit |
US5384488A (en) | 1992-06-15 | 1995-01-24 | Texas Instruments Incorporated | Configuration and method for positioning semiconductor device bond pads using additional process layers |
US5567655A (en) | 1993-05-05 | 1996-10-22 | Lsi Logic Corporation | Method for forming interior bond pads having zig-zag linear arrangement |
US5719448A (en) * | 1989-03-07 | 1998-02-17 | Seiko Epson Corporation | Bonding pad structures for semiconductor integrated circuits |
US5969424A (en) | 1997-03-19 | 1999-10-19 | Fujitsu Limited | Semiconductor device with pad structure |
US6002163A (en) * | 1998-01-02 | 1999-12-14 | General Electric Company | Electronic device pad relocation, precision placement, and packaging in arrays |
US6060683A (en) | 1998-09-22 | 2000-05-09 | Direct Radiography Corp. | Selective laser removal of dielectric coating |
US6187680B1 (en) | 1998-10-07 | 2001-02-13 | International Business Machines Corporation | Method/structure for creating aluminum wirebound pad on copper BEOL |
US6204074B1 (en) * | 1995-01-09 | 2001-03-20 | International Business Machines Corporation | Chip design process for wire bond and flip-chip package |
US6207548B1 (en) * | 1996-03-07 | 2001-03-27 | Micron Technology, Inc. | Method for fabricating a micromachined chip scale package |
US6229221B1 (en) | 1998-12-04 | 2001-05-08 | U.S. Philips Corporation | Integrated circuit device |
US6287893B1 (en) * | 1997-10-20 | 2001-09-11 | Flip Chip Technologies, L.L.C. | Method for forming chip scale package |
US6448650B1 (en) * | 1998-05-18 | 2002-09-10 | Texas Instruments Incorporated | Fine pitch system and method for reinforcing bond pads in semiconductor devices |
US6472745B1 (en) * | 1999-01-18 | 2002-10-29 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
-
2001
- 2001-05-17 US US09/858,528 patent/US6593649B1/en not_active Ceased
-
2005
- 2005-07-15 US US11/183,300 patent/USRE40887E1/en not_active Expired - Lifetime
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5026664A (en) * | 1988-04-07 | 1991-06-25 | Hitachi, Ltd. | Method of providing a semiconductor IC device with an additional conduction path |
US5719448A (en) * | 1989-03-07 | 1998-02-17 | Seiko Epson Corporation | Bonding pad structures for semiconductor integrated circuits |
US5172471A (en) | 1991-06-21 | 1992-12-22 | Vlsi Technology, Inc. | Method of providing power to an integrated circuit |
US5384488A (en) | 1992-06-15 | 1995-01-24 | Texas Instruments Incorporated | Configuration and method for positioning semiconductor device bond pads using additional process layers |
US5567655A (en) | 1993-05-05 | 1996-10-22 | Lsi Logic Corporation | Method for forming interior bond pads having zig-zag linear arrangement |
US6204074B1 (en) * | 1995-01-09 | 2001-03-20 | International Business Machines Corporation | Chip design process for wire bond and flip-chip package |
US6207548B1 (en) * | 1996-03-07 | 2001-03-27 | Micron Technology, Inc. | Method for fabricating a micromachined chip scale package |
US5969424A (en) | 1997-03-19 | 1999-10-19 | Fujitsu Limited | Semiconductor device with pad structure |
US6287893B1 (en) * | 1997-10-20 | 2001-09-11 | Flip Chip Technologies, L.L.C. | Method for forming chip scale package |
US6002163A (en) * | 1998-01-02 | 1999-12-14 | General Electric Company | Electronic device pad relocation, precision placement, and packaging in arrays |
US6448650B1 (en) * | 1998-05-18 | 2002-09-10 | Texas Instruments Incorporated | Fine pitch system and method for reinforcing bond pads in semiconductor devices |
US6060683A (en) | 1998-09-22 | 2000-05-09 | Direct Radiography Corp. | Selective laser removal of dielectric coating |
US6187680B1 (en) | 1998-10-07 | 2001-02-13 | International Business Machines Corporation | Method/structure for creating aluminum wirebound pad on copper BEOL |
US6229221B1 (en) | 1998-12-04 | 2001-05-08 | U.S. Philips Corporation | Integrated circuit device |
US6472745B1 (en) * | 1999-01-18 | 2002-10-29 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US6593649B1 (en) | 2003-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE40887E1 (en) | Semiconductor chip with redistribution metal layer | |
US6593220B1 (en) | Elastomer plating mask sealed wafer level package method | |
US6242279B1 (en) | High density wire bond BGA | |
US6613606B1 (en) | Structure of high performance combo chip and processing method | |
US7550317B2 (en) | Method for manufacture of wafer level package with air pads | |
US7271031B2 (en) | Universal interconnect die | |
US6383916B1 (en) | Top layers of metal for high performance IC's | |
US7397117B2 (en) | Chip package with die and substrate | |
US7372155B2 (en) | Top layers of metal for high performance IC's | |
US6894399B2 (en) | Microelectronic device having signal distribution functionality on an interfacial layer thereof | |
US7565737B2 (en) | Manufacturing method of package substrate | |
US20020048930A1 (en) | Top layers of metal for high performance IC'S | |
KR20040072025A (en) | Method for packaging a microelectronic device using on-die bond pad expansion | |
WO2002003422A2 (en) | Integrated circuits packaging system and method | |
US6809935B1 (en) | Thermally compliant PCB substrate for the application of chip scale packages |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENESAS TECHNOLOGY CORP., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIRAMIZU, NOBUHIRO;NAKAMURA, TAKAHIRO;MASUDA, TORU;AND OTHERS;REEL/FRAME:017060/0371;SIGNING DATES FROM 20050817 TO 20050826 |
|
AS | Assignment |
Owner name: MEGICA CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MEGIC CORPORATION;REEL/FRAME:017566/0028 Effective date: 20060428 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MEGIC CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, MOU-SHIUNG;TING, TAH-KANG JOSEPH;REEL/FRAME:030766/0857 Effective date: 20010319 |
|
AS | Assignment |
Owner name: MEGIT ACQUISITION CORP., CALIFORNIA Free format text: MERGER;ASSIGNOR:MEGICA CORPORATION;REEL/FRAME:031283/0198 Effective date: 20130611 |
|
AS | Assignment |
Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MEGIT ACQUISITION CORP.;REEL/FRAME:033303/0124 Effective date: 20140709 |
|
FPAY | Fee payment |
Year of fee payment: 12 |