USRE40409E1 - Photoelectric converter having a light receiving portion with an improved readout gate - Google Patents
Photoelectric converter having a light receiving portion with an improved readout gate Download PDFInfo
- Publication number
- USRE40409E1 USRE40409E1 US10/927,656 US92765604A USRE40409E US RE40409 E1 USRE40409 E1 US RE40409E1 US 92765604 A US92765604 A US 92765604A US RE40409 E USRE40409 E US RE40409E
- Authority
- US
- United States
- Prior art keywords
- gate
- photoelectric converter
- photodiode
- light receiving
- converter according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000003384 imaging method Methods 0.000 claims description 25
- 230000004888 barrier function Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 14
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 101100115215 Caenorhabditis elegans cul-2 gene Proteins 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/148—Charge coupled imagers
- H01L27/14806—Structural or functional details thereof
- H01L27/14812—Special geometry or disposition of pixel-elements, address lines or gate-electrodes
Definitions
- the present invention relates to a photoelectric converter such as an imaging apparatus employing photoelectric conversion devices such as photodiodes.
- An imaging apparatus has a number of pixels formed in an imaging area (a light receiving portion) thereof receive light signals from a subject, photoelectrically converts the light signals into signal charges, transfers the converted electric signals, thereby imaging the subject.
- FIG. 7 shows a CCD imaging apparatus as an example of an imaging apparatus.
- a photodiode 1 Light incident on a photodiode 1 is photoelectrically converted into a signal charge, the signal charge is read out to a vertical CCD portion 3 via a readout gate 12 A, the signal charge is transferred by supplying transfer clocks of, e.g. ⁇ V 1 to ⁇ V 4 to the vertical CCD 3 , and the signal charge is directed to an output portion in a horizontal CCD portion to which transfer clocks of, e.g. ⁇ H 1 and ⁇ H 2 are supplied, where charge voltage conversion and the like are performed to produce an image signal.
- transfer clocks e.g. ⁇ V 1 to ⁇ V 4
- imaging apparatuses particularly a CCD (charge coupled device) imaging apparatus and the like, tend to have more compact unit cells and increase the amount of charges stored in a sensor to improve sensitivity.
- CCD charge coupled device
- a vertical CCD which is a charge transfer portion, from a photodiode comprising a light receiving portion (pixel portion) via a gate portion.
- FIGS. 4A and 4B in the case of an imaging apparatus in which the horizontal size of a unit cell comprising a photodiode portion 1 and a gate portion 2 is longer than the vertical size, it is more difficult to read out charges into a vertical CCD portion 3 .
- FIG. 4A shows a schematic layout of the unit cell from which the vertical CCD portion is excluded
- FIG. 4B shows a schematic layout of the unit cell including the vertical CCD portion (hereinafter the same is also true of other drawings).
- L 2-1 or W 1 in the drawings is the width of a readout gate 2 A and L 1-1 is the width of a gate 2 B which is not related to readout.
- the reference numeral 4 designates a channel stopper for separating unit cells.
- FIGS. 5A and 5B To solve such a problem, the following two measures are taken. One is, as shown in FIGS. 5A and 5B , to enlarge the readout gate width (gate length in a direction orthogonal to a carrier travel direction: the same is true of the following descriptions) L 2-2 or W 2 of a readout gate portion 2 A (indicated by white background or oblique lines) of the gate portion 2 . The other is, as shown in FIGS. 6A and 6B , to reduce a readout gate length (gate length in a carrier travel direction: the same is true of the following descriptions) l 1-3 .
- the gate 2 itself fails to play the role of a barrier during off operation, with the result that charges leak from the photodiode portion 1 to the vertical CCD portion 3 or light passes between a silicon film and a shielding film (both are not shown) below the gates, and photoelectric conversion may occur within the vertical CCD portion 3 .
- the present invention has been made in view of the above situation, and its object is to provide a photoelectric converter such as an imaging apparatus which smoothly reads out charges without influencing the charge capacity and charge transfers of a charge transfer portion and can reduce power consumption by reducing a readout voltage.
- a photoelectric converter of the present invention comprises a light receiving portion, a gate portion, and a charge transfer portion, wherein the gate width of the gate portion is wider at the light receiving portion side than at the transfer portion side.
- a gate width wider at a light receiving portion side than at a charge transfer portion side helps to enlarge an area of an electric field applied to the gate in an area to admit charges from the light receiving portion (accordingly, the electric field of the gate area can be intensified), with the result that charges can be easily read, and if a readout capacity is the same, a charge readout voltage can be reduced to reduce power consumption. Yet, since such an effect can be achieved without changing a gate width at the charge transfer portion side, no influence is exerted on the charge capacity and charge transfers of the charge transfer portion and other characteristics also do not deteriorate.
- FIGS. 1A and 1B show main portions of an imaging apparatus in a first embodiment of the present invention
- FIG. 1A is a layout diagram centered on a gate portion
- FIG. 1B is a layout diagram of a unit cell.
- FIGS. 2A and 2B show main portions of an imaging apparatus in another embodiment of the present invention
- FIG. 2A is a layout diagram centered on a gate portion
- FIG. 2B is a layout diagram of a unit cell.
- FIGS. 3A and 3B show main portions of an imaging apparatus in yet another embodiment of the present invention
- FIG. 3A is a layout diagram centered on a gate portion
- FIG. 3B is a layout diagram of a unit cell.
- FIGS. 4A and 4B show main portions of a conventional imaging apparatus;
- FIG. 4A is a layout diagram centered on a gate portion, and
- FIG. 4B is a layout diagram of a unit cell.
- FIGS. 5A and 5B show main portions of another conventional imaging apparatus;
- FIG. 5A is a layout diagram centered on a gate portion, and
- FIG. 5B is a layout diagram of a unit cell.
- FIGS. 6A and 6B show main portions of yet another conventional imaging apparatus;
- FIG. 6A is a layout diagram centered on a gate portion, and
- FIG. 6B is a layout diagram of a unit cell.
- FIG. 7 shows a CCD imaging apparatus as an example of an imaging apparatus.
- the present invention is preferably constructed as an imaging apparatus in which the light receiving portion has pixels comprising photodiodes and the like, and the charge transfer portion comprises charge coupled devices.
- the gate width is narrower from the light receiving portion toward the transfer portion straightly, curvedly, or gradually.
- the gate portion comprises a first gate portion the gate width of which is narrower from the light receiving portion toward the transfer portion, and a second gate portion provided with an identical gate width from the first gate portion further toward the charge transfer portion.
- FIGS. 1A and 1B show main portions of a CCD imaging apparatus;
- FIG. 1A is a layout diagram primarily showing a configuration of a gate portion, and
- FIG. 1B is a layout diagram primarily showing a configuration of a light receiving portion including a vertical CCD portion (hereinafter, the same is also true of other drawings).
- the numeral number 1 designates a photodiode portion surrounded by a channel stopper portion 4 , interpixel portions 5 , and a gate portion 12 , 3 and the gate portion is adjacent to a vertical CCD portion 3 .
- the CCD imaging apparatus is constructed so that a part of a gate 12 B of the gate 12 which is not related to charge readout is cut in a slanted line form from a corner of the photodiode portion 1 to the vertical CCD portion 3 , as opposed to the gate portion 2 of FIGS.
- the CCD imaging apparatus employs two types of gates, gate portions 12 A and 12 B. One of them is a gate used during charge readout, and the other is a gate not used for charge readout, placed below the former. In a portion where the two gate overlap, the gate not related to readout is dominant.
- This embodiment is characterized in that a gate not related to charge readout is cut in a slanted line form as described above and the width L 2-5 or W 4 of the readout gate portion 12 a adjacent to the photodiode portion 1 is widened, so that an electric field applied to that portion is intensified during activation so that charges within the photodiode portion 1 can be easily read out.
- the gate width L 2-4 or W 4 ′ at the vertical CCD portion 3 side is the same as conventional ones. Therefore, a gate width adjacent to the vertical CCD portion 3 can be maintained to an optimum width for the charge capacity and charge transfer efficiency of the vertical CCD portion 3 without influencing the charge capacity and charge transfers of the vertical CCD portion 3 and deteriorating other characteristics. Also, since a charge readout voltage is reduced by widening a gate width as described above, power consumption can be reduced. Yet, since the read gate length l 1-4 is unchanged, the gate serves, during off operation, as an adequate barrier against charges so that there is no leak of charges from the photodiode portion 1 to the vertical CCD portion 3 and no leak of light to the vertical CCD portion 3 .
- FIGS. 2A and 2B is characterized in that although the entrance gate width W 4 of the readout gate portion 12 a and the exit gate width W 4 ′ of the readout gate portion 12 b are the same as those in FIG. 1 , the gate width becomes gradually smaller from the photodiode portion 1 toward the vertical CCD portion 3 .
- FIGS. 3A and 3B The embodiment shown in FIGS. 3A and 3B is characterized in that the gate width W 4 of the readout gate portion 12 a becomes curvedly narrower from the photodiode portion 1 toward the vertical CCD portion 3 .
- the present invention preferably applies to the above CCD imaging apparatus, without being limited to it, the present invention is widely applicable to other photoelectric converters used for optical communications or other purposes if they are constructed with a light receiving portion, a gate portion, and a charge transfer portion.
- the patterns of the readout gate portion can be changed to various ones, and layouts including the shapes and sizes of the portions, and devices constituting the light receiving portion are not limited to the above ones.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Abstract
A photoelectric converter with improved charge transfer efficiency from a light receiving portion. The photoelectric converter includes a light receiving portion having an output end and a gate portion having a first side and a second side that both define a readout gate width for the light receiving portion, where the first side of the gate portion confronts the output end of the light receiving portion. The photoelectric converter also includes a charge transfer portion formed to confront the second side of the gate portion, where the readout gate width of said gate portion is wider at the first side confronting said light receiving portion than at the second side confronting said charge transfer portion.
Description
The present application claims priority to Japanese Application No. P10-345559 filed Dec. 4, 1998 which application is incorporated herein by reference to the extent permitted by law.
1. Field of the Invention
The present invention relates to a photoelectric converter such as an imaging apparatus employing photoelectric conversion devices such as photodiodes.
2. Description of Related Art
An imaging apparatus has a number of pixels formed in an imaging area (a light receiving portion) thereof receive light signals from a subject, photoelectrically converts the light signals into signal charges, transfers the converted electric signals, thereby imaging the subject.
Light incident on a photodiode 1 is photoelectrically converted into a signal charge, the signal charge is read out to a vertical CCD portion 3 via a readout gate 12A, the signal charge is transferred by supplying transfer clocks of, e.g. φV1 to φV4 to the vertical CCD 3, and the signal charge is directed to an output portion in a horizontal CCD portion to which transfer clocks of, e.g. φH1 and φH2 are supplied, where charge voltage conversion and the like are performed to produce an image signal.
By the way, recent imaging apparatuses, particularly a CCD (charge coupled device) imaging apparatus and the like, tend to have more compact unit cells and increase the amount of charges stored in a sensor to improve sensitivity.
For this reason, it is becoming difficult to read out charges into a vertical CCD, which is a charge transfer portion, from a photodiode comprising a light receiving portion (pixel portion) via a gate portion.
Particularly, as shown in FIGS. 4A and 4B , in the case of an imaging apparatus in which the horizontal size of a unit cell comprising a photodiode portion 1 and a gate portion 2 is longer than the vertical size, it is more difficult to read out charges into a vertical CCD portion 3. FIG. 4A shows a schematic layout of the unit cell from which the vertical CCD portion is excluded, and FIG. 4B shows a schematic layout of the unit cell including the vertical CCD portion (hereinafter the same is also true of other drawings). L2-1 or W1 in the drawings is the width of a readout gate 2A and L1-1 is the width of a gate 2B which is not related to readout. The reference numeral 4 designates a channel stopper for separating unit cells.
To solve such a problem, the following two measures are taken. One is, as shown in FIGS. 5A and 5B , to enlarge the readout gate width (gate length in a direction orthogonal to a carrier travel direction: the same is true of the following descriptions) L2-2 or W2 of a readout gate portion 2A (indicated by white background or oblique lines) of the gate portion 2. The other is, as shown in FIGS. 6A and 6B , to reduce a readout gate length (gate length in a carrier travel direction: the same is true of the following descriptions) l1-3.
However, in the layouts of FIGS. 5A and 5B , a ratio between the two gates of the vertical CCD portion 3, that is, a gate 2A to read out charges and a gate 2B which is not related to readout, is different. Consequently, the charge capacity of the vertical CCD portion is liable to become small or charges are liable to be unsuccessfully transferred.
In the layouts of FIGS. 6A and 6B , the gate 2 itself fails to play the role of a barrier during off operation, with the result that charges leak from the photodiode portion 1 to the vertical CCD portion 3 or light passes between a silicon film and a shielding film (both are not shown) below the gates, and photoelectric conversion may occur within the vertical CCD portion 3.
The present invention has been made in view of the above situation, and its object is to provide a photoelectric converter such as an imaging apparatus which smoothly reads out charges without influencing the charge capacity and charge transfers of a charge transfer portion and can reduce power consumption by reducing a readout voltage.
Specifically, a photoelectric converter of the present invention comprises a light receiving portion, a gate portion, and a charge transfer portion, wherein the gate width of the gate portion is wider at the light receiving portion side than at the transfer portion side.
Thus making a gate width wider at a light receiving portion side than at a charge transfer portion side helps to enlarge an area of an electric field applied to the gate in an area to admit charges from the light receiving portion (accordingly, the electric field of the gate area can be intensified), with the result that charges can be easily read, and if a readout capacity is the same, a charge readout voltage can be reduced to reduce power consumption. Yet, since such an effect can be achieved without changing a gate width at the charge transfer portion side, no influence is exerted on the charge capacity and charge transfers of the charge transfer portion and other characteristics also do not deteriorate.
The present invention is preferably constructed as an imaging apparatus in which the light receiving portion has pixels comprising photodiodes and the like, and the charge transfer portion comprises charge coupled devices.
As to the shape of the gate portion, although there are no special limitations thereon, preferably, the gate width is narrower from the light receiving portion toward the transfer portion straightly, curvedly, or gradually.
Furthermore, preferably, the gate portion comprises a first gate portion the gate width of which is narrower from the light receiving portion toward the transfer portion, and a second gate portion provided with an identical gate width from the first gate portion further toward the charge transfer portion.
Hereinafter, the present invention will be described more specifically based on an embodiment of the present invention applied to a CCD imaging apparatus.
In FIGS. 1A and 1B , the numeral number 1 designates a photodiode portion surrounded by a channel stopper portion 4, interpixel portions 5, and a gate portion 12, 3 and the gate portion is adjacent to a vertical CCD portion 3.
In this embodiment, the CCD imaging apparatus is constructed so that a part of a gate 12B of the gate 12 which is not related to charge readout is cut in a slanted line form from a corner of the photodiode portion 1 to the vertical CCD portion 3, as opposed to the gate portion 2 of FIGS. 4A and 4B , whereby the width L2-5 or W4 of a gate portion 12a of a readout gate 12A adjacent to the photodiode portion 1 is widened up to the same width as that of the photodiode portion 1 and the width L2-4 or W4′ of a gate portion 12b of the readout gate 12A and the gate length l1-4 at the vertical CCD portion 3 side is unchanged (l1-4=l1-1).
Light from a subject is photoelectrically converted in the photodiode portion 1 and thereby (signal) charges are generated. Applying a voltage to the gate portion 12 (the gate portion 12A goes on) causes the charges of the photodiode portion 1 to be read out to the vertical CCD portion 3 by the readout gate portions 12a and 12b.
The CCD imaging apparatus employs two types of gates, gate portions 12A and 12B. One of them is a gate used during charge readout, and the other is a gate not used for charge readout, placed below the former. In a portion where the two gate overlap, the gate not related to readout is dominant.
This embodiment is characterized in that a gate not related to charge readout is cut in a slanted line form as described above and the width L2-5 or W4 of the readout gate portion 12a adjacent to the photodiode portion 1 is widened, so that an electric field applied to that portion is intensified during activation so that charges within the photodiode portion 1 can be easily read out.
Owing to the gate pattern, the gate width L2-4 or W4′ at the vertical CCD portion 3 side is the same as conventional ones. Therefore, a gate width adjacent to the vertical CCD portion 3 can be maintained to an optimum width for the charge capacity and charge transfer efficiency of the vertical CCD portion 3 without influencing the charge capacity and charge transfers of the vertical CCD portion 3 and deteriorating other characteristics. Also, since a charge readout voltage is reduced by widening a gate width as described above, power consumption can be reduced. Yet, since the read gate length l1-4 is unchanged, the gate serves, during off operation, as an adequate barrier against charges so that there is no leak of charges from the photodiode portion 1 to the vertical CCD portion 3 and no leak of light to the vertical CCD portion 3.
The embodiment shown in FIGS. 2A and 2B is is characterized in that although the entrance gate width W4 of the readout gate portion 12a and the exit gate width W4′ of the readout gate portion 12b are the same as those in FIG. 1 , the gate width becomes gradually smaller from the photodiode portion 1 toward the vertical CCD portion 3.
The embodiment shown in FIGS. 3A and 3B is characterized in that the gate width W4 of the readout gate portion 12a becomes curvedly narrower from the photodiode portion 1 toward the vertical CCD portion 3.
It will be appreciated that any of these embodiments can bring about almost the same effect as in FIGS. 1A and 1B .
Although the present invention preferably applies to the above CCD imaging apparatus, without being limited to it, the present invention is widely applicable to other photoelectric converters used for optical communications or other purposes if they are constructed with a light receiving portion, a gate portion, and a charge transfer portion. The patterns of the readout gate portion can be changed to various ones, and layouts including the shapes and sizes of the portions, and devices constituting the light receiving portion are not limited to the above ones.
Claims (18)
1. A photoelectric converter comprising:
a light receiving portion photodiode portion having an output end;
a gate portion having a first side and a second side that both define , said gate portion having a readout gate width that varies between said first and second sides, the first side confronting the output end of the light receiving portion photodiode portion and the second side being opposite the first side, the gate portion corresponding to a single photodiode; and
a charge transfer portion formed to confront the second side of the gate portion, wherein the readout gate width of said gate portion is wider at the first side confronting said light receiving portion photodiode portion than at the second side confronting said charge transfer portion.
2. The photoelectric converter according to claim 1 , wherein said readout gate width narrows linearly proceeding from said light receiving portion photodiode portion toward said charge transfer portion.
3. The photoelectric converter according to claim 1 , wherein said gate portion comprises a first gate portion having a first readout gate width of which is narrower narrows proceeding from said light receiving portion photodiode portion toward said transfer portion, and a second gate portion having a second readout gate width that is constant proceeding from said first gate portion towards toward said charge transfer portion.
4. The photoelectric converter according to claim 1 , wherein said photoelectric converter is constructed as an imaging apparatus in which said light receiving portion includes having a plurality of pixels and said charge transfer portion includes a plurality of charge coupled devices.
5. The photoelectric converter according to claim 1 , wherein said light receiving portion includes comprising a plurality of photodiodes.
6. The photoelectric converter according to claim 1 , wherein said readout gate width narrows curvedly proceeding from said light receiving portion photodiode portion toward said charge transfer portion.
7. The photoelectric converter according to claim 1 , wherein said readout gate width narrows gradually proceeding from said light receiving portion photodiode portion toward said charge transfer portion.
8. The photoelectric converter according to claim 1 , wherein said charge transfer portion includes charge coupled devices electrically connected along a vertical axis of the photoelectric converter and disposed adjacent to the gate portion.
9. The photoelectric converter according to claim 1 , wherein said gate portion comprises a barrier gate portion and a readout gate portion having the first and the second sides of the gate portion, the barrier portion is disposed between said charge transfer portion and said light receiving portion photodiode portion and has a tapered side defined by the readout gate width of the readout gate portion.
10. The photoelectric converter according to claim 1 , wherein said gate portion substantially prevents leaking of a charge held by the light receiving portion photodiode portion when said gate portion is in an OFF state.
11. A photoelectric converter comprising:
a photodiode portion having an output end; and
a gate portion having a first side and a second side, the gate portion having a readout gate width that varies between the first and second sides, the first side confronting the output end of the photodiode portion and the second side being opposite the first side, the gate portion corresponding to a single photodiode;
wherein the readout gate width of the gate portion is wider at the first side than at the second side.
12. The photoelectric converter according to claim 11 , wherein said readout gate width of the gate portion narrows linearly proceeding from the first side toward the second side.
13. The photoelectric converter according to claim 11 , comprising a plurality of pixels.
14. The photoelectric converter according to claim 11 , wherein the photodiode portion includes photodiodes.
15. The photoelectric converter according to claim 11 , wherein the readout gate width of the gate portion narrows curvedly proceeding from the first side toward the second side.
16. The photoelectric converter according to claim 11 , wherein the readout gate width of the gate portion narrows gradually proceeding from the first side toward the second side.
17. The photoelectric converter according to claim 11 , wherein said gate portion substantially prevents leaking of a charge held by the photodiode portion when the gate portion is in an OFF state.
18. The photoelectric converter according to claim 11 , wherein the first side has same width as a width of the photodiode portion.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/927,656 USRE40409E1 (en) | 1998-12-04 | 2004-08-26 | Photoelectric converter having a light receiving portion with an improved readout gate |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10345559A JP2000174252A (en) | 1998-12-04 | 1998-12-04 | Photoelectric converter |
US09/453,592 US6515268B1 (en) | 1998-12-04 | 1999-12-03 | Photoelectric converter having a light receiving portion with an improved readout gate |
US10/927,656 USRE40409E1 (en) | 1998-12-04 | 2004-08-26 | Photoelectric converter having a light receiving portion with an improved readout gate |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/453,592 Reissue US6515268B1 (en) | 1998-12-04 | 1999-12-03 | Photoelectric converter having a light receiving portion with an improved readout gate |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE40409E1 true USRE40409E1 (en) | 2008-07-01 |
Family
ID=18377417
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/453,592 Ceased US6515268B1 (en) | 1998-12-04 | 1999-12-03 | Photoelectric converter having a light receiving portion with an improved readout gate |
US10/927,656 Expired - Lifetime USRE40409E1 (en) | 1998-12-04 | 2004-08-26 | Photoelectric converter having a light receiving portion with an improved readout gate |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/453,592 Ceased US6515268B1 (en) | 1998-12-04 | 1999-12-03 | Photoelectric converter having a light receiving portion with an improved readout gate |
Country Status (3)
Country | Link |
---|---|
US (2) | US6515268B1 (en) |
JP (1) | JP2000174252A (en) |
KR (2) | KR20000047883A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9299741B2 (en) | 2013-07-25 | 2016-03-29 | Kabushiki Kaisha Toshiba | Solid-state imaging device and line sensor |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4612580A (en) * | 1984-09-14 | 1986-09-16 | Rca Corporation | TDM-input electrometer, as in a line transfer CCD imager, using a charge funnel |
US5254850A (en) * | 1992-08-14 | 1993-10-19 | Texas Instruments Incorporated | Method and apparatus for improving photoconductor signal output utilizing a geometrically modified shaped confinement region |
US5286989A (en) * | 1991-06-19 | 1994-02-15 | Sony Corporation | Solid state imaging device |
US5365093A (en) * | 1992-03-30 | 1994-11-15 | Sony Corporation | Solid-state imaging device with tapered channel regions |
US5514886A (en) * | 1995-01-18 | 1996-05-07 | Eastman Kodak Company | Image sensor with improved output region for superior charge transfer characteristics |
-
1998
- 1998-12-04 JP JP10345559A patent/JP2000174252A/en active Pending
-
1999
- 1999-12-03 KR KR1019990054674A patent/KR20000047883A/en not_active Application Discontinuation
- 1999-12-03 US US09/453,592 patent/US6515268B1/en not_active Ceased
-
2004
- 2004-08-26 US US10/927,656 patent/USRE40409E1/en not_active Expired - Lifetime
-
2007
- 2007-09-27 KR KR1020070097514A patent/KR100866441B1/en not_active IP Right Cessation
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4612580A (en) * | 1984-09-14 | 1986-09-16 | Rca Corporation | TDM-input electrometer, as in a line transfer CCD imager, using a charge funnel |
US5286989A (en) * | 1991-06-19 | 1994-02-15 | Sony Corporation | Solid state imaging device |
US5365093A (en) * | 1992-03-30 | 1994-11-15 | Sony Corporation | Solid-state imaging device with tapered channel regions |
US5254850A (en) * | 1992-08-14 | 1993-10-19 | Texas Instruments Incorporated | Method and apparatus for improving photoconductor signal output utilizing a geometrically modified shaped confinement region |
US5514886A (en) * | 1995-01-18 | 1996-05-07 | Eastman Kodak Company | Image sensor with improved output region for superior charge transfer characteristics |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9299741B2 (en) | 2013-07-25 | 2016-03-29 | Kabushiki Kaisha Toshiba | Solid-state imaging device and line sensor |
Also Published As
Publication number | Publication date |
---|---|
KR20000047883A (en) | 2000-07-25 |
KR100866441B1 (en) | 2008-10-31 |
KR20070103725A (en) | 2007-10-24 |
JP2000174252A (en) | 2000-06-23 |
US6515268B1 (en) | 2003-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4498013A (en) | Solid state image sensor exhibiting reduced image smearing effects | |
US7382007B2 (en) | Solid-state image pickup device and manufacturing method for the same | |
KR100682013B1 (en) | Solid-state imaging device, camera using the same and driving method of solid-state imaging device | |
US20030122209A1 (en) | Semiconductor photoelectric conversion device suitable for miniaturization | |
US20100157125A1 (en) | Cmos solid state imaging device | |
EP0663763B1 (en) | CCD image sensor having reduced photodiode-to-photodiode crosstalk | |
USRE40409E1 (en) | Photoelectric converter having a light receiving portion with an improved readout gate | |
JP2021192395A (en) | Solid state image sensor | |
US7936389B2 (en) | Solid-state imaging device | |
US5716867A (en) | Solid state image sensor | |
KR960001349B1 (en) | Solid image pick-up device | |
KR100205230B1 (en) | Solid-state image sensor with enhanced charge transfer efficiency | |
KR980006448A (en) | Solid-State Imaging Device with Improved Smear and Blooming Characteristics | |
KR20000011819A (en) | Solid-state image sensing device | |
JPS6086975A (en) | Solid-state image pickup device | |
US6496223B1 (en) | Solid-state image sensor | |
KR100236051B1 (en) | Solid state image sensing device | |
JP3186702B2 (en) | Solid-state imaging device | |
KR100263468B1 (en) | Solid stage image sensor | |
EP0915519B1 (en) | CCD type solid state imaging device | |
KR0170297B1 (en) | Solid state image sensing device | |
JPH0473348B2 (en) | ||
JPS6255961A (en) | Solid state image pick-up device | |
KR20010018318A (en) | Solid state image sensing device | |
KR100252907B1 (en) | Solid state image sensing device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |