USRE38789E1 - Semiconductor wafer having a bottom surface protective coating - Google Patents
Semiconductor wafer having a bottom surface protective coating Download PDFInfo
- Publication number
- USRE38789E1 USRE38789E1 US10/022,683 US2268301A USRE38789E US RE38789 E1 USRE38789 E1 US RE38789E1 US 2268301 A US2268301 A US 2268301A US RE38789 E USRE38789 E US RE38789E
- Authority
- US
- United States
- Prior art keywords
- protective film
- die
- integrated circuit
- wafer
- packaged integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 11
- 239000011253 protective coating Substances 0.000 title description 2
- 230000001681 protective effect Effects 0.000 claims abstract description 63
- 238000010330 laser marking Methods 0.000 claims abstract description 9
- 230000000149 penetrating effect Effects 0.000 claims abstract description 9
- 239000000463 material Substances 0.000 claims description 11
- 239000004593 Epoxy Substances 0.000 claims description 4
- 239000000853 adhesive Substances 0.000 claims description 4
- 230000001070 adhesive effect Effects 0.000 claims description 4
- 238000000034 method Methods 0.000 abstract description 31
- 239000000758 substrate Substances 0.000 abstract description 18
- 238000004519 manufacturing process Methods 0.000 abstract description 7
- 238000007650 screen-printing Methods 0.000 abstract description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000005520 cutting process Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 239000011806 microball Substances 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 230000035939 shock Effects 0.000 description 2
- 238000003848 UV Light-Curing Methods 0.000 description 1
- 239000011805 ball Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000008393 encapsulating agent Substances 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000011112 process operation Methods 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/5448—Located on chip prior to dicing and remaining on chip after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
Definitions
- the present invention relates generally to integrated circuit (IC) devices and, more particularly, to a semiconductor wafer having a bottom surface that is coated with a protective coating prior to the performance of a wafer dicing, or die singulation, operation.
- IC integrated circuit
- a conventional dicing, or sawing, process is one fabrication step that is likely to result in a substantial loss of devices.
- chipping may occur along the dicing edges of the individual IC devices. This chipping may then lead to the formation of cracks throughout the IC device, which cracking may damage the IC device and make the IC device unusable for its intended application. In other words, the chipping results in IC devices that are more vulnerable to stress and more susceptible to damage.
- the IC device yield per wafer or lot is significantly reduced, and product reliability is compromised.
- IC device One type of IC device that may be chipped during the dicing operation is a flip chip device.
- the flip chip device is cut away from the other flip chip devices of the wafer.
- the separated flip chip device may have, for example, rough edges as a result of the dicing process.
- the flip chip device is then packaged and/or mounted to a printed circuit board.
- the flip chip device may suffer various form of damage at any point subsequent to the dicing process. For example, the flip chip device may be damaged while it is being handled prior to mounting or packaging.
- FIG. 1 is a side view of a conventional flip chip type device 100 .
- the flip chip 100 includes a die 102 that typically has a plurality of conventionally fabricated IC device structures. These IC device structures may include, for example, transistors and interconnect layers.
- the die 102 has a top surface 108 that includes bump pads (not shown). Bumps 106 are formed on the bump pads of the top most surface 108 . This top surface 108 is opposite a bottom surface 104 of the die 102 .
- the bottom surface 104 is conventionally left bare, or exposed. For example, the bottom surface 104 is bare silicon.
- the exposed bottom surface fails to provide sufficient mechanical protection under certain stress inducing conditions.
- the exposed bottom surface also fails to provide protection from electrostatic shock or light induced bias for flip chip applications. That is, the devices may have functional problems due to photogenerated carriers when the bottom surface (e.g., 104 ) of the die (e.g., 102 ) is exposed to light, or the devices may be subject to an undesirable electrostatic shock during handling of the device subsequent to the dicing operation.
- a packaged integrated circuit device includes a die having a plurality of electrical contacts on a first surface of the die and a protective film adhered directly to a back surface of the die, the protective film being thick enough to allow laser marking of the protective film without the laser penetrating to the die.
- the protective film of the device is a thick film formed by screen printing.
- the protective film has a thickness of between about 1.5 and 5 mils.
- a semiconductor wafer in another embodiment, includes a multiplicity of semiconductor dies, and each die has a plurality of electrical contacts that are exposed on a first surface of the wafer.
- the wafer further includes a protective thick film adhered directly to a second surface of the wafer. The protective film is thick enough to allow laser marking of the protective film without the laser penetrating to the die.
- a method of fabricating a semiconductor wafer having a wafer substrate with a top surface and a bottom surface and a plurality of dies includes providing a plurality of dies on the top surface of the wafer substrate. A plurality of electrical contacts are disposed on each die. The method further includes printing a thick film upon the bottom surface of the wafer substrate such that the thick film is thick enough to allow laser marking of the thick film without the laser penetrating to one of the plurality of dies.
- the printing act includes placing a screen across the bottom surface of the wafer substrate, where the screen has a first end and a second end that is opposite the first end, depositing a predefined amount of material at the first end of the screen, and dragging a squeegee from the first end to the second end of the screen such that the material is thinly deposited through the screen and across the bottom surface of the wafer substrate to form the thick film.
- the method further includes adhering a mounting tape to the thick film, and dicing the wafer such that the dies are separated from each other.
- the mounting tape is not an especially adhesive type tape.
- a method of fabricating a semiconductor wafer having a wafer substrate with a top surface and a bottom surface and a plurality of dies includes providing a plurality of dies on the top surface of the wafer substrate, applying a thick film over the bottom surface of the wafer substrate, adhering the thick film to a mounting tape that is a UV type tape, and dicing the wafer to separate the dies.
- the thick film reduces chipping along edges of the separated dies.
- FIG. 1 is a diagrammatic side view of a conventional flip chip type device.
- FIG. 2 is a diagrammatic side view of a flip chip device in accordance with one embodiment of the present invention.
- FIG. 3 is a diagrammatic representation of a bottom surface of a flip chip device that illustrates a substantial reduction in chipping as a result of the application of a thick film to a portion of the bottom surface in accordance with one embodiment of the present invention.
- FIG. 4 is a diagrammatic top view of a wafer that includes a plurality of flip chip devices of FIG. 2 in accordance with one embodiment of the current invention.
- FIG. 5 is a flowchart illustrating the process of fabricating a flip chip bumped wafer that includes screen printing a thick film in accordance with one embodiment of the present invention.
- the present invention includes a wafer having a protective film for substantially preventing damage to the dies of the wafer during and after the dicing process.
- the protective film substantially prevents chipping along the dicing edges of the dies.
- a CSP chip size package
- One example of a CSP is a ball grid array package type, which package type is described in U.S. patent application Ser. No. 08/517,603 (Attorney Docket No. NSC1P073) filed Aug. 22, 1995 entitled, “Thermally Enhanced Micro-Ball Grid Array Package” by Rajeev Joshi having assignment rights in common with the present invention, and which is herein incorporated by reference.
- FIG. 2 is a side view of a flip chip device 200 in accordance with one embodiment of the present invention.
- the flip chip 200 includes a die 102 that typically has a plurality of conventionally fabricated IC device structures. These IC device structures may include, for example, transistors and interconnect layers.
- the die 102 has a top surface 108 that includes a plurality of electrical contacts (not shown). Bumps 106 are formed on the electrical contacts of the top most surface 108 . This top surface 108 is opposite a bottom surface 104 of the die 102 .
- a protective film 210 is applied to the bottom surface 104 of the die.
- the protective film 210 may be formed from any suitable material.
- the protective film may be formed from a plastic material or epoxy.
- Encapsulant EO 1016 from Dexter Hysol works well. This epoxy is commonly also used as a glob top material for chip-on-board applications that protects the die and wire bonds.
- the protective film may have any thickness that substantially prevents chipping during the dicing operation and is suitable for the particular application.
- the protective film may have a thickness that allows laser marking of the thick film without the laser penetrating the thick film.
- the protective film is between about 1.5 and 5 mils. Most preferably, the protective film is between about 2 and 3 mils.
- FIG. 4 is a top view of a wafer 400 that includes a plurality of flip chip devices 200 of FIG. 2 in accordance with one embodiment of the current invention. As shown, the flip chip devices 200 are formed on the wafer 400 in an array pattern. Scribe lines 402 are positioned between each flip chip device 200 . When the wafer is diced, the dicing tool cuts along the scribe lines 402 , which dicing process is described in detail below in reference to FIG. 5 .
- a protective film (shown in FIG. 2 as 210 ) is deposited over the bottom surface of the wafer 400 .
- the top surface of the wafer is opposite the bottom surface.
- a plurality of electrical contacts may be disposed on the top surface.
- bumps (not shown) may be deposited on the electrical contacts.
- the protective film 210 of the bottom surface aids in preventing chipping during the wafer dicing process.
- the protective film 210 is in the form of a thick film, and is formed by any suitable process for applying a thick film. In one embodiment, a screen printing process is utilized. By way of another example, a spinning type process may be used, wherein a thick film is spread across the bottom surface of the wafer.
- FIG. 5 is a flowchart illustrating the process 500 of fabricating a flip chip bumped wafer that includes screen printing a thick film in accordance with one embodiment of the present invention.
- a plurality of dies are provided on a top surface of a wafer substrate in operation 501 .
- each die includes a plurality of electrical contacts.
- a plurality of bumps may be deposited on the electrical contacts of each die.
- the top surface is opposite a bottom surface of the wafer substrate.
- the dies are formed by depositing a plurality of layers on the top surface of the wafer substrate.
- the dies may include IC devices such as transistors.
- the plurality of layers are deposited by conventional fabrication techniques.
- operations 503 through 505 a thick film is printed onto the bottom surface of the wafer substrate.
- the thick film is applied by any application technique that is suitable for applying a thick film.
- operations 503 through 505 describe a screen printing process.
- the screen printing process includes operation 503 , in which a screen is placed over the bottom surface of the wafer substrate.
- a predefined amount of material is deposited at a first end of the screen.
- a squeegee is dragged from the first end to the opposite end of the screen. As the squeegee is dragged across the screen, the material is deposited through the screen and onto the bottom surface of the wafer substrate.
- the predefined amount of material is enough to deposit the thick film across the wafer substrate such that the thick film is thick enough to allow laser marking of the thick film without the laser penetrating the thick film.
- the amount of material is also not enough to result in a thick film that is thicker than about 5 mils.
- the amount is such as to result in a thick film that is between about 2 and 3 mils.
- a mounting tape is applied to the thick film. Since the mounting tape is applied over the thick film and the thick film adheres well to mounting tape that has a normal adhesiveness level, the mounting tape need not be extra adhesive, such as UV type tape. In other words, a UV type tape that is especially sticky and requires the application of ultraviolet light to release the tape from the wafer is not required.
- a holding structure or fixture is utilized to protect the die and/or bumps during the application of the thick film. That is, the holding structure prevents the die and bumps from moving into another structure, such as the screen frame, while the thick film is being applied.
- the wafer is diced or sawed using conventional techniques. Any suitable cutting device may be utilized to separate the dies from one another.
- the cutting device must be hard enough to cut through the wafer and thin enough to cut along a thin scribe line between each die. For example, a thin diamond saw that rotates at around 30,000 rpm may be utilized to cut the dies apart.
- the dies are packaged, or alternatively, mounted onto a printed circuit board (PCB).
- PCB printed circuit board
- the individual flip chip devices are inverted onto a PCB such that the bumps of the flip chip device are coupled with traces on the PCB.
- FIG. 3 is a bottom view of a flip chip device 300 that illustrates a substantial reduction in chipping as a result of the application of a protective film 210 to a portion of the bottom surface in accordance with one embodiment of the present invention.
- the protective film 210 is applied to a portion of the flip chip device 300 , while the remaining portion is exposed bare silicon 104 .
- the reduction in chipping may be seen along the edges (e.g., 302 ) of the thick film portion 210 of the die. That is, the edges 302 of the thick film portion are relatively smooth.
- the edges (e.g., 304 ) along the portion of the die over which the protective film is not applied 104 are rough.
- the present invention has other advantages.
- the reduction in chipping results in significantly less damage to the die as a result of stress cracks being formed from the chipped edges.
- the protective film provides mechanical protection and reduces the likelihood of damage to the die during handling.
- the protective film also provides electrostatic protection, for example, during handling of the devices.
- the protective film provides a surface that may be marked by a laser for identification purposes, for example. Also, a higher contrast mark is more possible on the protective film, as opposed to on a bare silicon bottom surface.
- the protective film is markable with a laser, the protective film is thick enough to not allow the laser to penetrate to the die below the protective film. That is, the protective film is thick enough to protect the die from laser damage.
- the protective film provides protection from light induced bias. As a result of the light protection, it is less likely that light will cause any functional problems. Additionally, the protective film improves adhesion to a mounting tape, and thus, it is possible to use a mounting tape that is not especially adhesive and does not require a UV curing step to separate the mounting tape from the wafer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Dicing (AREA)
Abstract
Disclosed is a packaged integrated circuit device. The device includes a die having a plurality of electrical contacts on a first surface of the die and a protective film adhered directly to a back surface of the die, the protective film being thick enough to allow laser marking of the protective film without the laser penetrating to the die. In one preferred embodiment, the protective film of the device is a thick film formed by screen printing. In a preferred embodiment, the protective film has a thickness of between about 1.5 and 5 mils. Also, disclosed is a method of fabricating a semiconductor wafer having a wafer substrate with a top surface and a bottom surface and a plurality of dies. In this embodiment, the method includes providing a plurality of dies on the top surface of the wafer substrate, applying a thick film over the bottom surface of the wafer substrate, adhering the thick film to a mounting tape that is not ultraviolet curable, and dicing the wafer to separate the dies. The thick film reduces chipping along edges of the separated dies.
Description
This application is related to U.S. patent application Ser. No. 08/517,603 filed Aug. 22, 1995 entitled, “Thermally Enhanced Micro-Ball Grid Array Package” by Rajeev Joshi having assignment rights in common with the present invention, which is herein incorporated by reference.
The present invention relates generally to integrated circuit (IC) devices and, more particularly, to a semiconductor wafer having a bottom surface that is coated with a protective coating prior to the performance of a wafer dicing, or die singulation, operation.
Currently, in order to remain competitive in the IC industry, IC process engineers must continuously increase device yield per wafer or lot. That is, process engineers seek to increase the number of usable semiconductor devices per wafer. Since any step in the fabrication process may detrimentally affect the IC device yield, process engineers seek to optimize each step and, as a result, reduce the number of lost IC devices for the optimized step.
For example, a conventional dicing, or sawing, process is one fabrication step that is likely to result in a substantial loss of devices. In general, when a wafer is diced, chipping may occur along the dicing edges of the individual IC devices. This chipping may then lead to the formation of cracks throughout the IC device, which cracking may damage the IC device and make the IC device unusable for its intended application. In other words, the chipping results in IC devices that are more vulnerable to stress and more susceptible to damage. As a result of an increase in unusable IC devices due to chipping, the IC device yield per wafer or lot is significantly reduced, and product reliability is compromised.
One type of IC device that may be chipped during the dicing operation is a flip chip device. During the dicing process, the flip chip device is cut away from the other flip chip devices of the wafer. The separated flip chip device may have, for example, rough edges as a result of the dicing process. After the flip chip device is separated from the other flip chip devices, the flip chip device is then packaged and/or mounted to a printed circuit board. As a result of chipping, the flip chip device may suffer various form of damage at any point subsequent to the dicing process. For example, the flip chip device may be damaged while it is being handled prior to mounting or packaging.
There are many problems associated with a conventional wafer that has conventional devices with exposed bottom surfaces. For example, one problem is the aforementioned chipping during the dicing operation. That is, the exposed bottom surface fails to provide sufficient mechanical protection under certain stress inducing conditions. The exposed bottom surface also fails to provide protection from electrostatic shock or light induced bias for flip chip applications. That is, the devices may have functional problems due to photogenerated carriers when the bottom surface (e.g., 104) of the die (e.g., 102) is exposed to light, or the devices may be subject to an undesirable electrostatic shock during handling of the device subsequent to the dicing operation.
The aforementioned problems all contribute to a decrease in production yield. Consequently, there is a need for an improved wafer that provides a solution to the aforementioned problems. For example, there is a need for an improved wafer that is less susceptible to mechanical stress during and after a dicing operation. Additionally, there is a need for a method for making such an improved wafer.
To achieve the foregoing and other objects and according to the purpose of the present invention, a packaged integrated circuit device is disclosed. The device includes a die having a plurality of electrical contacts on a first surface of the die and a protective film adhered directly to a back surface of the die, the protective film being thick enough to allow laser marking of the protective film without the laser penetrating to the die. In one preferred embodiment, the protective film of the device is a thick film formed by screen printing. In a preferred embodiment, the protective film has a thickness of between about 1.5 and 5 mils.
In another embodiment, a semiconductor wafer is disclosed. The wafer includes a multiplicity of semiconductor dies, and each die has a plurality of electrical contacts that are exposed on a first surface of the wafer. The wafer further includes a protective thick film adhered directly to a second surface of the wafer. The protective film is thick enough to allow laser marking of the protective film without the laser penetrating to the die.
In another aspect of the invention, a method of fabricating a semiconductor wafer having a wafer substrate with a top surface and a bottom surface and a plurality of dies is disclosed. The method includes providing a plurality of dies on the top surface of the wafer substrate. A plurality of electrical contacts are disposed on each die. The method further includes printing a thick film upon the bottom surface of the wafer substrate such that the thick film is thick enough to allow laser marking of the thick film without the laser penetrating to one of the plurality of dies. In a preferred embodiment, the printing act includes placing a screen across the bottom surface of the wafer substrate, where the screen has a first end and a second end that is opposite the first end, depositing a predefined amount of material at the first end of the screen, and dragging a squeegee from the first end to the second end of the screen such that the material is thinly deposited through the screen and across the bottom surface of the wafer substrate to form the thick film. In another preferred embodiment, the method further includes adhering a mounting tape to the thick film, and dicing the wafer such that the dies are separated from each other. The mounting tape is not an especially adhesive type tape.
In another embodiment, a method of fabricating a semiconductor wafer having a wafer substrate with a top surface and a bottom surface and a plurality of dies is disclosed. In this embodiment, the method includes providing a plurality of dies on the top surface of the wafer substrate, applying a thick film over the bottom surface of the wafer substrate, adhering the thick film to a mounting tape that is a UV type tape, and dicing the wafer to separate the dies. In this embodiment, the thick film reduces chipping along edges of the separated dies.
The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
Methods and apparatus for protecting IC devices of a wafer during and after a dicing operation are described below. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be understood, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present invention.
In general, the present invention includes a wafer having a protective film for substantially preventing damage to the dies of the wafer during and after the dicing process. For example, the protective film substantially prevents chipping along the dicing edges of the dies. Although the following description is in reference to flip chip devices, of course, it should be well understood to those skilled in the art that the present invention is not limited to flip chip devices, but may be implemented on any device that has an exposed bottom surface during the dicing process, such as a flash memory device or a chip size package (CSP). One example of a CSP is a ball grid array package type, which package type is described in U.S. patent application Ser. No. 08/517,603 (Attorney Docket No. NSC1P073) filed Aug. 22, 1995 entitled, “Thermally Enhanced Micro-Ball Grid Array Package” by Rajeev Joshi having assignment rights in common with the present invention, and which is herein incorporated by reference.
The protective film 210 may be formed from any suitable material. For example, the protective film may be formed from a plastic material or epoxy. By way of example, Encapsulant EO 1016 from Dexter Hysol works well. This epoxy is commonly also used as a glob top material for chip-on-board applications that protects the die and wire bonds. The protective film may have any thickness that substantially prevents chipping during the dicing operation and is suitable for the particular application. For example, the protective film may have a thickness that allows laser marking of the thick film without the laser penetrating the thick film. Preferably, the protective film is between about 1.5 and 5 mils. Most preferably, the protective film is between about 2 and 3 mils.
A protective film (shown in FIG. 2 as 210) is deposited over the bottom surface of the wafer 400. The top surface of the wafer is opposite the bottom surface. A plurality of electrical contacts may be disposed on the top surface. Additionally, bumps (not shown) may be deposited on the electrical contacts. The protective film 210 of the bottom surface aids in preventing chipping during the wafer dicing process. Preferably, the protective film 210 is in the form of a thick film, and is formed by any suitable process for applying a thick film. In one embodiment, a screen printing process is utilized. By way of another example, a spinning type process may be used, wherein a thick film is spread across the bottom surface of the wafer.
After a plurality of dies are provided, in operations 503 through 505 a thick film is printed onto the bottom surface of the wafer substrate. The thick film is applied by any application technique that is suitable for applying a thick film. For example, operations 503 through 505 describe a screen printing process. The screen printing process includes operation 503, in which a screen is placed over the bottom surface of the wafer substrate. Next, in operation 504 a predefined amount of material is deposited at a first end of the screen. In operation 505, a squeegee is dragged from the first end to the opposite end of the screen. As the squeegee is dragged across the screen, the material is deposited through the screen and onto the bottom surface of the wafer substrate. The predefined amount of material is enough to deposit the thick film across the wafer substrate such that the thick film is thick enough to allow laser marking of the thick film without the laser penetrating the thick film. Preferably, the amount of material is also not enough to result in a thick film that is thicker than about 5 mils. Most preferably, the amount is such as to result in a thick film that is between about 2 and 3 mils.
After the thick film is applied, in operation 506 a mounting tape is applied to the thick film. Since the mounting tape is applied over the thick film and the thick film adheres well to mounting tape that has a normal adhesiveness level, the mounting tape need not be extra adhesive, such as UV type tape. In other words, a UV type tape that is especially sticky and requires the application of ultraviolet light to release the tape from the wafer is not required. Preferably, a holding structure (or fixture) is utilized to protect the die and/or bumps during the application of the thick film. That is, the holding structure prevents the die and bumps from moving into another structure, such as the screen frame, while the thick film is being applied.
After the thick film is adhered to the mounting tape, in operation 507 the wafer is diced or sawed using conventional techniques. Any suitable cutting device may be utilized to separate the dies from one another. The cutting device must be hard enough to cut through the wafer and thin enough to cut along a thin scribe line between each die. For example, a thin diamond saw that rotates at around 30,000 rpm may be utilized to cut the dies apart.
After the wafer is diced into individual dies, the dies are packaged, or alternatively, mounted onto a printed circuit board (PCB). For example, the individual flip chip devices are inverted onto a PCB such that the bumps of the flip chip device are coupled with traces on the PCB.
The present invention has many advantages. For example, the protective film prevents chipping during the dicing process along the edges of each die. FIG. 3 is a bottom view of a flip chip device 300 that illustrates a substantial reduction in chipping as a result of the application of a protective film 210 to a portion of the bottom surface in accordance with one embodiment of the present invention. As shown, the protective film 210 is applied to a portion of the flip chip device 300, while the remaining portion is exposed bare silicon 104. The reduction in chipping may be seen along the edges (e.g., 302) of the thick film portion 210 of the die. That is, the edges 302 of the thick film portion are relatively smooth. In contrast, the edges (e.g., 304) along the portion of the die over which the protective film is not applied 104 are rough.
Besides reducing chipping, the present invention has other advantages. By way of example, the reduction in chipping results in significantly less damage to the die as a result of stress cracks being formed from the chipped edges. Additionally, the protective film provides mechanical protection and reduces the likelihood of damage to the die during handling. The protective film also provides electrostatic protection, for example, during handling of the devices.
The protective film provides a surface that may be marked by a laser for identification purposes, for example. Also, a higher contrast mark is more possible on the protective film, as opposed to on a bare silicon bottom surface. Although the protective film is markable with a laser, the protective film is thick enough to not allow the laser to penetrate to the die below the protective film. That is, the protective film is thick enough to protect the die from laser damage. Also, the protective film provides protection from light induced bias. As a result of the light protection, it is less likely that light will cause any functional problems. Additionally, the protective film improves adhesion to a mounting tape, and thus, it is possible to use a mounting tape that is not especially adhesive and does not require a UV curing step to separate the mounting tape from the wafer. Thus, an extra process to cure the mounting tape is not required, and as a result, time and costs associated with the dicing process may be reduced. Also, since the protective film adheres well to the mounting tape, the number of dies that become unstuck from the tape and lost during and after dicing may be reduced.
Although the foregoing invention has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications may be practiced within the scope of the appended claims. For example, bumps may be disposed on the electrical contacts of each die subsequent to, rather than prior to, the operation of applying the thick film. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalents of the appended claims.
Claims (15)
1. A packaged integrated circuit device comprising:
a die having a plurality of electrical contacts contact bumps disposed on a first surface of the die; and
a protective film adhered directly to a back surface of the die, opposite the first surface, the protective film being thick enough to allow laser marking of the protective film without the laser penetrating to the die,
wherein the protective film has a thickness of between about 1.5 and 5 mils.
2. The packaged integrated circuit device recited in claim 1 , wherein the protective film has a thickness between about 2 and 3 mils.
3. The packaged integrated circuit device recited in claim 1 wherein the protective film is a thick film formed from a material that adheres to a mounting tape that is not an especially adhesive type tape.
4. The packaged integrated circuit device recited in claim 1 wherein the protective film is a thick film formed from a material that adheres to a mounting tape that is not a UV type tape.
5. A semiconductor wafer comprising:
a multiplicity of semiconductor dies, each die having a plurality of electrical contacts that are exposed on a first surface of the wafer,
a protective thick film adhered directly to a second surface that is opposite to the first surface of the wafer, the protective film being thick enough to allow laser marking of the protective film without the laser penetrating to the die,
wherein the protective film has a thickness of between about 1.5 and 5 mils.
6. The semiconductor wafer recited in claim 5 , wherein the protective film has a thickness between about 2 and 3 mils.
7. The packaged integrated circuit of claim 1 wherein the protective film includes plastic.
8. The packaged integrated circuit of claim 1 wherein the protective film includes epoxy.
9. The packaged integrated circuit of claim 1 wherein the protective film includes laser identification markings.
10. The packaged integrated circuit of claim 1 wherein the protective film is non-metallic.
11. A packaged integrated circuit device comprising:
a die having a plurality of electrical contacts disposed on a first surface of the die; and
a protective film adhered directly to a back surface of the die, opposite the first surface, the protective film being thick enough to allow laser marking of the protective film without the laser penetrating to the die,
wherein the protective film has a thickness between about 1.5 and 5 mils and includes laser identification markings.
12. The packaged integrated circuit device of claim 11 wherein the protective film includes epoxy.
13. The packaged integrated circuit device of claim 11 wherein the protective film includes plastic.
14. The packaged integrated circuit device of claim 11 wherein the protective film is substantially co-extensive with the back surface.
15. The packaged integrated circuit device of claim 11 wherein the electrical contacts include a plurality of contact bumps.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/022,683 USRE38789E1 (en) | 1998-01-14 | 2001-12-17 | Semiconductor wafer having a bottom surface protective coating |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/006,759 US6023094A (en) | 1998-01-14 | 1998-01-14 | Semiconductor wafer having a bottom surface protective coating |
US10/022,683 USRE38789E1 (en) | 1998-01-14 | 2001-12-17 | Semiconductor wafer having a bottom surface protective coating |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/006,759 Reissue US6023094A (en) | 1998-01-14 | 1998-01-14 | Semiconductor wafer having a bottom surface protective coating |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE38789E1 true USRE38789E1 (en) | 2005-09-06 |
Family
ID=21722432
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/006,759 Ceased US6023094A (en) | 1998-01-14 | 1998-01-14 | Semiconductor wafer having a bottom surface protective coating |
US09/391,854 Expired - Fee Related US6175162B1 (en) | 1998-01-14 | 1999-09-08 | Semiconductor wafer having a bottom surface protective coating |
US10/022,683 Expired - Lifetime USRE38789E1 (en) | 1998-01-14 | 2001-12-17 | Semiconductor wafer having a bottom surface protective coating |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/006,759 Ceased US6023094A (en) | 1998-01-14 | 1998-01-14 | Semiconductor wafer having a bottom surface protective coating |
US09/391,854 Expired - Fee Related US6175162B1 (en) | 1998-01-14 | 1999-09-08 | Semiconductor wafer having a bottom surface protective coating |
Country Status (3)
Country | Link |
---|---|
US (3) | US6023094A (en) |
KR (1) | KR100337412B1 (en) |
DE (1) | DE19900364A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050085006A1 (en) * | 2003-10-15 | 2005-04-21 | Voelz James L. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US20050167822A1 (en) * | 2002-08-29 | 2005-08-04 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US20070161234A1 (en) * | 2006-01-11 | 2007-07-12 | Rinne Glenn A | Methods of Forming Back Side Layers for Thinned Wafers and Related Structures |
US9418943B2 (en) | 2014-09-17 | 2016-08-16 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
US9922935B2 (en) | 2014-09-17 | 2018-03-20 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same |
Families Citing this family (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6352881B1 (en) | 1999-07-22 | 2002-03-05 | National Semiconductor Corporation | Method and apparatus for forming an underfill adhesive layer |
US6900534B2 (en) | 2000-03-16 | 2005-05-31 | Texas Instruments Incorporated | Direct attach chip scale package |
US6432796B1 (en) | 2000-06-28 | 2002-08-13 | Micron Technology, Inc. | Method and apparatus for marking microelectronic dies and microelectronic devices |
US6673692B2 (en) * | 2000-06-28 | 2004-01-06 | Micron Technology, Inc. | Method and apparatus for marking microelectronic dies and microelectronic devices |
US6420212B1 (en) * | 2000-07-07 | 2002-07-16 | National Semiconductor Corporation | Method and apparatus to enclose dice |
US6730170B1 (en) * | 2000-11-17 | 2004-05-04 | National Semiconductor Corporation | Encapsulant material applicator for semiconductor wafers and method of use thereof |
US6506681B2 (en) * | 2000-12-06 | 2003-01-14 | Micron Technology, Inc. | Thin flip—chip method |
US6469384B2 (en) * | 2001-02-01 | 2002-10-22 | Fairchild Semiconductor Corporation | Unmolded package for a semiconductor device |
JP3544362B2 (en) * | 2001-03-21 | 2004-07-21 | リンテック株式会社 | Method for manufacturing semiconductor chip |
JP2002353347A (en) * | 2001-05-24 | 2002-12-06 | Oki Electric Ind Co Ltd | Semiconductor device and method of manufacturing same |
TW504774B (en) * | 2001-07-05 | 2002-10-01 | Chipbond Technology Corp | System and method of laser die-sintering and the die sintered by laser |
US6620651B2 (en) | 2001-10-23 | 2003-09-16 | National Starch And Chemical Investment Holding Corporation | Adhesive wafers for die attach application |
US6734532B2 (en) * | 2001-12-06 | 2004-05-11 | Texas Instruments Incorporated | Back side coating of semiconductor wafers |
FR2833754B1 (en) * | 2001-12-13 | 2004-03-05 | Gemplus Card Int | PERMANENT HANDLE FOR COVERING CHIP |
US6709953B2 (en) | 2002-01-31 | 2004-03-23 | Infineon Technologies Ag | Method of applying a bottom surface protective coating to a wafer, and wafer dicing method |
AU2002253917A1 (en) * | 2002-02-07 | 2003-09-09 | Francis Carney | Semiconductor device and method of producing high contrast identification mark |
TWI287282B (en) * | 2002-03-14 | 2007-09-21 | Fairchild Kr Semiconductor Ltd | Semiconductor package having oxidation-free copper wire |
DE10215355B4 (en) * | 2002-04-08 | 2004-08-05 | Infineon Technologies Ag | Method for flip-chip assembly of semiconductor chips |
US7423337B1 (en) | 2002-08-19 | 2008-09-09 | National Semiconductor Corporation | Integrated circuit device package having a support coating for improved reliability during temperature cycling |
US6762074B1 (en) | 2003-01-21 | 2004-07-13 | Micron Technology, Inc. | Method and apparatus for forming thin microelectronic dies |
US6930387B2 (en) * | 2003-01-22 | 2005-08-16 | Lucent Technologies Inc. | Dicing tape and die ejection method |
US20040145060A1 (en) * | 2003-01-23 | 2004-07-29 | Dominic Christopher J | Laser marking passivation film for semiconductor package |
EP1447844A3 (en) * | 2003-02-11 | 2004-10-06 | Axalto S.A. | Reinforced semiconductor wafer |
US7301222B1 (en) | 2003-02-12 | 2007-11-27 | National Semiconductor Corporation | Apparatus for forming a pre-applied underfill adhesive layer for semiconductor wafer level chip-scale packages |
US7510908B1 (en) * | 2003-02-20 | 2009-03-31 | National Semiconductor Corporation | Method to dispense light blocking material for wafer level CSP |
US7271497B2 (en) * | 2003-03-10 | 2007-09-18 | Fairchild Semiconductor Corporation | Dual metal stud bumping for flip chip applications |
US7186945B2 (en) * | 2003-10-15 | 2007-03-06 | National Starch And Chemical Investment Holding Corporation | Sprayable adhesive material for laser marking semiconductor wafers and dies |
US7064069B2 (en) * | 2003-10-21 | 2006-06-20 | Micron Technology, Inc. | Substrate thinning including planarization |
US6940181B2 (en) * | 2003-10-21 | 2005-09-06 | Micron Technology, Inc. | Thinned, strengthened semiconductor substrates and packages including same |
TWI231534B (en) * | 2003-12-11 | 2005-04-21 | Advanced Semiconductor Eng | Method for dicing a wafer |
DE102004008475A1 (en) * | 2004-02-20 | 2005-09-29 | Infineon Technologies Ag | Semiconductor chip breaking strength increasing method for use during manufacturing of chips, involves applying coating on backside of wafer for protecting chips from physical or chemical effects, where thickness of coating is large |
US7282375B1 (en) | 2004-04-14 | 2007-10-16 | National Semiconductor Corporation | Wafer level package design that facilitates trimming and testing |
US7015064B1 (en) | 2004-04-23 | 2006-03-21 | National Semiconductor Corporation | Marking wafers using pigmentation in a mounting tape |
US7135385B1 (en) | 2004-04-23 | 2006-11-14 | National Semiconductor Corporation | Semiconductor devices having a back surface protective coating |
US6972244B1 (en) | 2004-04-23 | 2005-12-06 | National Semiconductor Corporation | Marking semiconductor devices through a mount tape |
KR100862625B1 (en) | 2004-08-06 | 2008-10-10 | 세미컨덕터 콤포넨츠 인더스트리즈 엘엘씨 | Semiconductor device having high contrast identification mark and method of manufacture |
US7244663B2 (en) * | 2004-08-31 | 2007-07-17 | Micron Technology, Inc. | Wafer reinforcement structure and methods of fabrication |
US7101620B1 (en) | 2004-09-07 | 2006-09-05 | National Semiconductor Corporation | Thermal release wafer mount tape with B-stage adhesive |
US7172977B1 (en) | 2004-11-15 | 2007-02-06 | National Semiconductor Corporation | Method for non-destructive removal of cured epoxy from wafer backside |
US7387911B2 (en) * | 2004-11-16 | 2008-06-17 | International Business Machines Corporation | Application of a thermally conductive thin film to a wafer backside prior to dicing to prevent chipping and cracking |
TWI273662B (en) * | 2004-12-06 | 2007-02-11 | Advanced Semiconductor Eng | Method for chip bonding |
US7067927B1 (en) | 2005-01-31 | 2006-06-27 | National Semiconductor Corporation | Die with integral pedestal having insulated walls |
US7674701B2 (en) | 2006-02-08 | 2010-03-09 | Amkor Technology, Inc. | Methods of forming metal layers using multi-layer lift-off patterns |
US7932615B2 (en) * | 2006-02-08 | 2011-04-26 | Amkor Technology, Inc. | Electronic devices including solder bumps on compliant dielectric layers |
US20080012124A1 (en) * | 2006-05-16 | 2008-01-17 | Stapleton Russell A | Curable protectant for electronic assemblies |
US8030138B1 (en) | 2006-07-10 | 2011-10-04 | National Semiconductor Corporation | Methods and systems of packaging integrated circuits |
US7700458B2 (en) * | 2006-08-04 | 2010-04-20 | Stats Chippac Ltd. | Integrated circuit package system employing wafer level chip scale packaging |
US8293584B2 (en) * | 2006-08-04 | 2012-10-23 | Stats Chippac Ltd. | Integrated circuit package system with filled wafer recess |
US7422707B2 (en) * | 2007-01-10 | 2008-09-09 | National Starch And Chemical Investment Holding Corporation | Highly conductive composition for wafer coating |
US7491625B2 (en) * | 2007-03-26 | 2009-02-17 | National Semiconductor Corporation | Gang flipping for IC packaging |
US8115305B2 (en) * | 2007-05-17 | 2012-02-14 | Stats Chippac Ltd. | Integrated circuit package system with thin profile |
US7727875B2 (en) * | 2007-06-21 | 2010-06-01 | Stats Chippac, Ltd. | Grooving bumped wafer pre-underfill system |
US20090039532A1 (en) * | 2007-08-08 | 2009-02-12 | Advanced Chip Engineering Technology Inc. | Semiconductor device package having a back side protective scheme |
US7687923B2 (en) * | 2007-08-08 | 2010-03-30 | Advanced Chip Engineering Technology Inc. | Semiconductor device package having a back side protective scheme |
US7749809B2 (en) * | 2007-12-17 | 2010-07-06 | National Semiconductor Corporation | Methods and systems for packaging integrated circuits |
US8048781B2 (en) * | 2008-01-24 | 2011-11-01 | National Semiconductor Corporation | Methods and systems for packaging integrated circuits |
KR100942635B1 (en) | 2008-01-30 | 2010-02-17 | (주)한빛레이저 | Pack coating laser marking method for marking recognition. |
WO2009145526A2 (en) * | 2008-05-29 | 2009-12-03 | Dongwoo Fine-Chem. Co., Ltd. | Protective film composition for wafer dicing |
KR101539762B1 (en) * | 2008-05-29 | 2015-07-27 | 동우 화인켐 주식회사 | Protective film composition for dicing a wafer |
KR101539763B1 (en) * | 2008-05-29 | 2015-07-27 | 동우 화인켐 주식회사 | Protective film composition for dicing a wafer |
US20100015329A1 (en) * | 2008-07-16 | 2010-01-21 | National Semiconductor Corporation | Methods and systems for packaging integrated circuits with thin metal contacts |
US8802505B2 (en) * | 2008-09-30 | 2014-08-12 | Stats Chippac, Ltd. | Semiconductor device and method of forming a protective layer on a backside of the wafer |
US20100109156A1 (en) * | 2008-11-04 | 2010-05-06 | Advanced Chip Engineering Technology Inc. | Back side protective structure for a semiconductor package |
JP5640050B2 (en) * | 2009-01-30 | 2014-12-10 | 日東電工株式会社 | Manufacturing method of semiconductor device |
US7842543B2 (en) * | 2009-02-17 | 2010-11-30 | Alpha And Omega Semiconductor Incorporated | Wafer level chip scale package and method of laser marking the same |
US8368232B2 (en) * | 2010-03-25 | 2013-02-05 | Qualcomm Incorporated | Sacrificial material to facilitate thin die attach |
US8415260B2 (en) | 2010-04-08 | 2013-04-09 | International Business Machines Corporation | Chip identification for organic laminate packaging and methods of manufacture |
JP2013149737A (en) * | 2012-01-18 | 2013-08-01 | Nitto Denko Corp | Flip-chip semiconductor device manufacturing method |
US9059097B2 (en) | 2012-08-09 | 2015-06-16 | International Business Machines Corporation | Inhibiting propagation of imperfections in semiconductor devices |
CN103715112B (en) * | 2012-10-08 | 2016-06-15 | 中山市汉仁电子有限公司 | A kind of production method of smart SIM card module |
CN103235364B (en) * | 2013-04-28 | 2015-11-18 | 四川天邑康和通信股份有限公司 | Planar optical waveguide splitter chip cutting technique |
US9589880B2 (en) * | 2013-10-09 | 2017-03-07 | Infineon Technologies Ag | Method for processing a wafer and wafer structure |
US9704769B2 (en) | 2014-02-27 | 2017-07-11 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming encapsulated wafer level chip scale package (EWLCSP) |
DE102014108626B4 (en) | 2014-06-18 | 2021-10-28 | Morpho Cards Gmbh | Manufacturing process for a laser-personalized chip card |
US9960151B2 (en) * | 2016-08-02 | 2018-05-01 | Novatek Microelectronics Corp. | Semiconductor device, display panel assembly, semiconductor structure |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4560580A (en) | 1982-09-30 | 1985-12-24 | Phillips Petroleum Company | Process for encapsulating articles with optional laser printing |
JPS6184824A (en) | 1984-10-03 | 1986-04-30 | Nec Corp | Semiconductor ic |
JPS63285955A (en) | 1987-05-18 | 1988-11-22 | Mitsubishi Electric Corp | Resin-sealed semiconductor device |
US4945204A (en) | 1988-11-10 | 1990-07-31 | Mitsubishi Denki Kabushiki Kaisha | Method of laser-marking semiconductor devices |
US5083191A (en) | 1989-08-15 | 1992-01-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JPH04116955A (en) | 1990-09-07 | 1992-04-17 | Nec Corp | Semiconductor device |
US5294812A (en) | 1990-09-14 | 1994-03-15 | Kabushiki Kaisha Toshiba | Semiconductor device having identification region for carrying out failure analysis |
US5311059A (en) | 1992-01-24 | 1994-05-10 | Motorola, Inc. | Backplane grounding for flip-chip integrated circuit |
US5319242A (en) | 1992-03-18 | 1994-06-07 | Motorola, Inc. | Semiconductor package having an exposed die surface |
US5357077A (en) | 1993-01-20 | 1994-10-18 | Nec Corporation | Apparatus for marking semiconductor devices |
US5424224A (en) | 1993-01-19 | 1995-06-13 | Texas Instruments Incorporated | Method of surface protection of a semiconductor wafer during polishing |
US5504374A (en) | 1994-02-14 | 1996-04-02 | Lsi Logic Corporation | Microcircuit package assembly utilizing large size die and low temperature curing organic die attach material |
US5536970A (en) | 1992-09-29 | 1996-07-16 | Kabushiki Kaisha Toshiba | Resin-encapsulated semiconductor device |
US5851845A (en) | 1995-12-18 | 1998-12-22 | Micron Technology, Inc. | Process for packaging a semiconductor die using dicing and testing |
US5892288A (en) | 1997-05-30 | 1999-04-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device |
US5925936A (en) | 1996-02-28 | 1999-07-20 | Kabushiki Kaisha Toshiba | Semiconductor device for face down bonding to a mounting substrate and a method of manufacturing the same |
US5936304A (en) | 1997-12-10 | 1999-08-10 | Intel Corporation | C4 package die backside coating |
US5986235A (en) | 1996-01-24 | 1999-11-16 | Micron Electronics, Inc. | Method of efficiently laser marking singulated semiconductor devices |
US6034437A (en) | 1997-06-06 | 2000-03-07 | Rohm Co., Ltd. | Semiconductor device having a matrix of bonding pads |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07201787A (en) * | 1993-12-28 | 1995-08-04 | Lintec Corp | Protective sheet for wafer surface, and its usage |
-
1998
- 1998-01-14 US US09/006,759 patent/US6023094A/en not_active Ceased
- 1998-12-30 KR KR1019980061581A patent/KR100337412B1/en not_active IP Right Cessation
-
1999
- 1999-01-07 DE DE19900364A patent/DE19900364A1/en not_active Ceased
- 1999-09-08 US US09/391,854 patent/US6175162B1/en not_active Expired - Fee Related
-
2001
- 2001-12-17 US US10/022,683 patent/USRE38789E1/en not_active Expired - Lifetime
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4560580A (en) | 1982-09-30 | 1985-12-24 | Phillips Petroleum Company | Process for encapsulating articles with optional laser printing |
JPS6184824A (en) | 1984-10-03 | 1986-04-30 | Nec Corp | Semiconductor ic |
JPS63285955A (en) | 1987-05-18 | 1988-11-22 | Mitsubishi Electric Corp | Resin-sealed semiconductor device |
US4945204A (en) | 1988-11-10 | 1990-07-31 | Mitsubishi Denki Kabushiki Kaisha | Method of laser-marking semiconductor devices |
US5083191A (en) | 1989-08-15 | 1992-01-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
JPH04116955A (en) | 1990-09-07 | 1992-04-17 | Nec Corp | Semiconductor device |
US5294812A (en) | 1990-09-14 | 1994-03-15 | Kabushiki Kaisha Toshiba | Semiconductor device having identification region for carrying out failure analysis |
US5311059A (en) | 1992-01-24 | 1994-05-10 | Motorola, Inc. | Backplane grounding for flip-chip integrated circuit |
US5319242A (en) | 1992-03-18 | 1994-06-07 | Motorola, Inc. | Semiconductor package having an exposed die surface |
US5536970A (en) | 1992-09-29 | 1996-07-16 | Kabushiki Kaisha Toshiba | Resin-encapsulated semiconductor device |
US5424224A (en) | 1993-01-19 | 1995-06-13 | Texas Instruments Incorporated | Method of surface protection of a semiconductor wafer during polishing |
US5357077A (en) | 1993-01-20 | 1994-10-18 | Nec Corporation | Apparatus for marking semiconductor devices |
US5504374A (en) | 1994-02-14 | 1996-04-02 | Lsi Logic Corporation | Microcircuit package assembly utilizing large size die and low temperature curing organic die attach material |
US5851845A (en) | 1995-12-18 | 1998-12-22 | Micron Technology, Inc. | Process for packaging a semiconductor die using dicing and testing |
US5986235A (en) | 1996-01-24 | 1999-11-16 | Micron Electronics, Inc. | Method of efficiently laser marking singulated semiconductor devices |
US5925936A (en) | 1996-02-28 | 1999-07-20 | Kabushiki Kaisha Toshiba | Semiconductor device for face down bonding to a mounting substrate and a method of manufacturing the same |
US5892288A (en) | 1997-05-30 | 1999-04-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device |
US6034437A (en) | 1997-06-06 | 2000-03-07 | Rohm Co., Ltd. | Semiconductor device having a matrix of bonding pads |
US5936304A (en) | 1997-12-10 | 1999-08-10 | Intel Corporation | C4 package die backside coating |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7572725B2 (en) | 2002-08-29 | 2009-08-11 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US7218003B2 (en) | 2002-08-29 | 2007-05-15 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US20050167822A1 (en) * | 2002-08-29 | 2005-08-04 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US7018869B2 (en) | 2002-08-29 | 2006-03-28 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US20070040273A1 (en) * | 2002-08-29 | 2007-02-22 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US8154126B2 (en) | 2003-10-15 | 2012-04-10 | Round Rock Research, Llc | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US7772707B2 (en) | 2003-10-15 | 2010-08-10 | Round Rock Research, Llc | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US7256074B2 (en) | 2003-10-15 | 2007-08-14 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US20050280164A1 (en) * | 2003-10-15 | 2005-12-22 | Micron Technology, Inc. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US20110163443A1 (en) * | 2003-10-15 | 2011-07-07 | Round Rock Research, Llc | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US20050085006A1 (en) * | 2003-10-15 | 2005-04-21 | Voelz James L. | Methods for wafer-level packaging of microelectronic devices and microelectronic devices formed by such methods |
US20070161234A1 (en) * | 2006-01-11 | 2007-07-12 | Rinne Glenn A | Methods of Forming Back Side Layers for Thinned Wafers and Related Structures |
US20110079901A1 (en) * | 2006-01-11 | 2011-04-07 | Rinne Glenn A | Methods of Forming Back Side Layers For Thinned Wafers and Related Structures |
US7871899B2 (en) | 2006-01-11 | 2011-01-18 | Amkor Technology, Inc. | Methods of forming back side layers for thinned wafers |
US8643177B2 (en) | 2006-01-11 | 2014-02-04 | Amkor Technology, Inc. | Wafers including patterned back side layers thereon |
US10297554B2 (en) | 2014-09-17 | 2019-05-21 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same |
US9922935B2 (en) | 2014-09-17 | 2018-03-20 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same |
US10211163B2 (en) | 2014-09-17 | 2019-02-19 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same |
US9418943B2 (en) | 2014-09-17 | 2016-08-16 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
DE19900364A1 (en) | 1999-07-15 |
KR100337412B1 (en) | 2002-07-18 |
KR19990066897A (en) | 1999-08-16 |
US6023094A (en) | 2000-02-08 |
US6175162B1 (en) | 2001-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE38789E1 (en) | Semiconductor wafer having a bottom surface protective coating | |
TWI664668B (en) | Methods for singulating semiconductor wafer | |
KR100655035B1 (en) | Process for producing semiconductor device | |
US6582983B1 (en) | Method and wafer for maintaining ultra clean bonding pads on a wafer | |
US6818550B2 (en) | Method of cutting a wafer into individual chips | |
US6700178B2 (en) | Package of a chip with beveled edges | |
JP3456462B2 (en) | Semiconductor device and manufacturing method thereof | |
US20050260829A1 (en) | Manufacturing method of a semiconductor device | |
KR100661042B1 (en) | Method of manufacturing semiconductor device | |
JP2000164534A (en) | Wafer separating device and its method | |
US9595504B2 (en) | Methods and systems for releasably attaching support members to microfeature workpieces | |
US6777310B2 (en) | Method of fabricating semiconductor devices on a semiconductor wafer using a carrier plate during grinding and dicing steps | |
US6709953B2 (en) | Method of applying a bottom surface protective coating to a wafer, and wafer dicing method | |
CN110323182A (en) | The processing method of plate object | |
US7115484B2 (en) | Method of dicing a wafer | |
US7198988B1 (en) | Method for eliminating backside metal peeling during die separation | |
US7345368B2 (en) | Semiconductor device and the manufacturing method for the same | |
JP2000228465A (en) | Semiconductor device and its manufacture | |
US9875912B2 (en) | Chip package and manufacturing method thereof | |
US20170084490A1 (en) | Method for making ic with stepped sidewall and related ic devices | |
US7687923B2 (en) | Semiconductor device package having a back side protective scheme | |
US20120061830A1 (en) | Back side protective structure for a semiconductor package | |
KR100688064B1 (en) | Method for manufacturing flip chip package using UV-curable tape | |
US6528354B1 (en) | Method of manufacturing a semiconductor device | |
JPH04336448A (en) | Fabrication of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |