USRE34808E - TTL/CMOS compatible input buffer with Schmitt trigger - Google Patents

TTL/CMOS compatible input buffer with Schmitt trigger Download PDF

Info

Publication number
USRE34808E
USRE34808E US07/610,603 US61060390A USRE34808E US RE34808 E USRE34808 E US RE34808E US 61060390 A US61060390 A US 61060390A US RE34808 E USRE34808 E US RE34808E
Authority
US
United States
Prior art keywords
voltage
reference
transistor
input buffer
reference voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/610,603
Inventor
Hung-Cheng Hsieh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US06/927,289 priority Critical patent/US4783607A/en
Application filed by Xilinx Inc filed Critical Xilinx Inc
Priority to US07/610,603 priority patent/USRE34808E/en
Application granted granted Critical
Publication of USRE34808E publication Critical patent/USRE34808E/en
Anticipated expiration legal-status Critical
Assigned to XILINX, INC. reassignment XILINX, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSIEH, HUNG-CHENG
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/3565Bistables with hysteresis, e.g. Schmitt trigger
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00346Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018521Interface arrangements of complementary type, e.g. CMOS

Abstract

A TTL/CMOS compatible input buffer circuit comprises a Schmitt trigger input buffer stage and a reference voltage generator. In the TTL mode, the reference voltage generator supplies a reference voltage having a level that forces the trigger point of the Schmitt trigger to a predetermined value. In the CMOS mode, the reference voltage generator is disabled and a voltage equal to the power supply voltage is provided to the Schmitt trigger. The input buffer circuit affords an enhanced input noise margin and minimizes DC power loss.

Description

CROSS-REFERENCE TO COPENDING PATENT APPLICATION

Copending U.S. patent application Ser. No. 788,344, filed Sept. 19, 1985 on behalf of H. C. Hsieh and assigned to the same assignee, .Iadd.now U.S. Pat. No. 4,820,937, incorporated herein by reference, .Iaddend.discloses a TTL/CMOS input buffer incorporating an input inverter in the CMOS input buffer. The trigger point of the input inverter is established at a selected level in response to a reference voltage provided by a voltage generator. The circuit realizes a .[.reduce.]. .Iadd.reduced .Iaddend.sensitivity to variations in power supply noise and maximizes input noise margins. The input buffer has high speed, low or no DC power dissipation at TTL input levels, and no DC power dissipation at CMOS input levels.

BACKGROUND OF THE INVENTION

1. Field of The Invention

This invention relates to a TTL/CMOS compatible input buffer incorporating a Schmitt trigger.

2. Description of The Prior Art

Conventional bipolar integrated circuits operate at low voltage logic levels. Typically, a low or logical "0" for TTL logic circuits ranges from 0.0 to 0.8 volts and a high or logical "1" ranges from 2.0 to 5.0 volts. Thus in order to distinguish between a logical 0 and a logical 1 a CMOS inverter must be capable of switching somewhere between 0.8 and 2.0 volts and preferably at approximately 1.4 volts in order to provide the widest possible noise margin. A CMOS inverter generally operates at voltages of 4.5 to 15 volts with 5 volts being typical. If the source of the P-channel transistor in the CMOS inverter is connected to a voltage of 5 volts, for example, the P-channel transistor will draw a steady state current when a TTL logical "1" as low as 2.0 volts is applied to its gate. Hence it is desirable to establish the switching or trigger point of the CMOS input inverter in a TTL/CMOS buffer at approximately 1.4 volts to maximize noise margins, and to provide a voltage of less than 5 volts on the sources of P-channel transistors in the input buffer in order to reduce steady state power consumption.

To overcome the problem of the differences in operating voltages of the TTL logic circuits and the CMOS circuits, various solutions have been proposed. For example, U.S. Pat. No. 4,471,242 issued Sept. 11, 1984 to Noufer, et al., which is incorporated herein by reference, describes a TTL/CMOS input buffer that accomplished buffering a TTL signal to a CMOS signal with low current flow through a CMOS input inverter in a static (nonswitching) condition. This is achieved by providing a selected reference voltage to the source of the P-channel transistor in the CMOS input inverter. The reference voltage is selected to be less than the lowest voltage level of the TTL logical "1" (2.0 volts) minus the threshold voltage of the P-channel transistor.

Similarly, U.S. Pat. No. 4,475,050 issued to Noufer on Oct. 2, 1984, which is incorporated herein by reference, prevents current flow through the CMOS inverter of the TTL to CMOS input buffer by providing a reference voltage to the source of the P-channel transistor in the input inverter which is responsive to the voltage level of the TTL input signal.

U.S. Pat. No. 4,469,959, issued to Luke et al. on Sept. 4, 1984, which is incorporated herein by reference, describes a bypass means that compensates for the body effect of the load transistor to maintain the switch point of the input inverter stage at a relatively constant value.

When a relatively large number of input buffers are provided in a circuit network, for example as many as 60, if all the inputs are switched simultaneously, the trigger points of the inverters, such as used with the circuit disclosed in the copending patent application, would vary as the reference voltage supplied to the input inverters varies. The greater the number of input buffers that are connected and switched simultaneously, the greater the potential peak-to-peak noise. Simultaneous switching causes a drain on the current source resulting in wiggle of the reference voltage. If the transistion time of an input inverter is slow, such that it intersects with the waveform of the trigger point of the input inverter more than once, the input would be interpreted as having logical level 1010, so that multiple transitions could appear at the output of the input buffer. It would be desirable to reduce the sensitivity to transients and peak-to-peak noise when switching the input stages of the input buffer circuits.

SUMMARY OF THE INVENTION

According to this invention, a TTL/CMOS compatible input buffer incorporates a Schmitt trigger in order to reduce sensitivity of the input buffer to noise on the reference voltage and to provide improved tolerance for slow input transitions. The operation of the Schmitt trigger is characterized by hysteresis so that the trigger point is lower when its input voltage is falling than when the input voltage is rising, and the difference in the voltage levels of the trigger points provides improved tolerance to noise and enhances noise immunity. Also, in the circuit of this invention, noise associated with the reference voltage is damped by a large capacitor, and a large transistor provides a true voltage source to limit excursions of the voltage waveform.

BRIEF DESCRIPTION OF THE DRAWING

The invention will be described in detail with reference to the drawing in which:

FIG. 1 is a schematic block diagram of the novel circuit of this invention;

FIG. 2 includes waveforms depicting an indeterminate output caused by noisy reference voltage and a slow input transition;

FIGS. 3a and 3b represent respectively the transfer curves of a normal inverter and a Schmitt trigger; and

FIG. 4 is a computer simulation of the TTL/CMOS input buffer of this invention when operating with a Schmitt trigger in a noisy reference voltage environment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference to FIG. 1, a TTL/CMOS compatible input buffer comprises a Schmitt trigger 10 and a reference voltage generator 20. The reference voltage generator 20 provides a reference voltage to establish the trigger point of the Schmitt trigger to be at the desired level of approximately 1.4 volts. The Schmitt trigger 10 has a hysteresis characteristic that effectively enhances noise immunity, and is used in the input buffer circuit of this invention to replace the inverter circuit incorporated in the input buffer disclosed in the aforementioned copending patent application.

With reference to FIG. 1, the Schmitt trigger includes a P-channel enhancement transistor M1 and N-channel enhancement transistors M2, M3 and M4. The gate electrodes of transistors M1, M2 and M3 are connected to receive an input signal VIN through lead 13, and the drains of transistors M1 and M2 are connected to the gate of transistor M4 to couple to an output terminal VOUT through lead 16. The source of transistor M1 is connected to the drain of transistor M4 to couple to the reference voltage generator 20 through a lead 21. The drain of transistor M3 is connected to the sources of transistors M2 and M4. The source of transistor M3 is connected to a reference potential or ground.

When the input buffer operates in the TTL mode, i.e., when the signals on input lead VIN of the input buffer are at TTL levels switching between 0.8 volts and 2.0 volts, one desirable voltage level of reference voltage VREF on output lead 21 is approximately 3.5 volts. Thus the DC power loss of the input buffer is substantially reduced from the DC power loss that would result if the reference voltage VREF were at Vcc, which is typically 5 volts. The DC power loss is the power loss resulting from the steady state current that flows from the reference generator 20 through transistors M1, M2 and M3 to ground.

When the Schmitt trigger 10 is in the steady or nonswitching state, it is desirable that the trigger of trip point, which is a function of VREF, should be at or near the midpoint of the TTL voltage levels, which is approximately 1.4 volts. The Schmitt trigger operates at two trigger voltage levels, one trigger occurring at the rising edge of the input signal and the second trigger occurring at the falling edge of the input signal. In accordance with this invention, a larger noise margin is obtained by virtue of the two distinct trigger voltages which are centered about the desired 1.4 volt level.

When operating the input buffer with the Schmitt trigger, as illustrated in FIG. 1, when the input node or terminal T4 is at 0 volts, then mode T2 is charged to the reference voltage VREF and node T3 is charged to VREF -Vt (M4), where Vt (M4) is the threshold voltage of M4, an N-channel enhancement transistor. As the input signal begins to rise, the voltage at node T3 starts to fall. The DC characteristic is determined by transistors M3 and M4, while transistor M2 is off. As the input rises to a voltage level that is Vt (M2) above the voltage at node T3, transistor M2 turns on and the voltage at node T2 falls quickly so that transistor M4 cuts off.

For the falling edge of the input signal, initially both voltages at node T2 and node T3 are 0 volts and transistor M4 is nonconducting or off. As the input VIN applied to node T4 falls, the voltages at node T2 and at node T3 both rise. When the voltage difference between the input VIN and that at terminal T3 is less than the voltage Vt (M2), transistor M2 cuts off and the voltage at terminal T2 rises rapidly to the reference voltage VREF and transistor M4 is turned .[.off.]. .Iadd.on.Iaddend.. The DC characteristic of the Schmitt trigger is then determined by transistors M3 and M4 that provide a higher trigger point than the inverter comprising transistors M1, M2 and M3.

In operation of the input buffer, a power down (PD) control signal is applied to transistor P4 of the reference voltage generator 20. P4 is coupled to a voltage supply Vcc and to ground potential through series resistors R1 and R2. Resistor R1 has a resistance value greater than that of R2, in this implementation, being in the ratio of 5R:2R, by way of example. The resistance values are selected so that the reference voltage at node T1A is at the midpoint of the range of TTL values, .[.taht.]. .Iadd.that .Iaddend.is at 1.4 Volts approximately. When transistor P4 is on, the reference voltage on node T1A is substantially equal to the desired trigger point of the Schmitt trigger 10, which is the selected value between the low level TTL signal (0.8 volts) and the high level TTL signal (2.0 Volts).

The voltage at node T1A is applied to the inverting input lead 26 of operational amplifier 25. Capacitor C1 which is connected between T1A and ground smooths any glitches that may be caused by power supply perturbations. The noninverting input lead 27 of the op amp 25 is connected to the .[.ouptut.]. .Iadd.output .Iaddend.node T2A of the reference input buffer stage 11A of the reference voltage generator. The reference input buffer stage 11A comprises a P-channel transistor P2, an N-channel transistor N2, an N-channel transistor N3, and an N-channel transistor N4. The configuration of the reference input buffer stage 11A is substantially equivalent to that of the Schmitt trigger 10, except that the node T2A is shorted to the gates of P2, N2 and N3. The ratios of the sizes of the transistors P2, N2, N3 and N4 are substantially the same as the ratios of sizes of transistors M1, M2, M3 and M4, respectively. The output signal of the operational amplifier 25 controls the gate of a P-channel transistor P3, which is a relatively large transistor. The transistor P3 acts as a true voltage source and limits excursions of the voltage at node T3A. P3 supplies transient current for all input buffers in the system, which are similar to the Schmitt trigger input buffer 29, and is connected to the output lead 21 of the reference voltage generator 20. A capacitor C2, which is a large capacitor having a capacitance value of 50 picoFarads, by way of example, is connected to output lead 21 of the reference voltage generator 20 and serves to stabilize the reference voltage.

The Schmitt trigger input buffer 29 includes an output stage comprising an inverter formed with a P-channel transistor .[.MR.]. .Iadd.M5 .Iaddend.and N-channel transistor M6. The transistor M5 is a native P-channel transistor having a threshold voltage of about -1.6 Volts±0.2 Volts, so that the inverter formed by the M5 and M6 transistors does not consume DC power when VREF has a value greater than or equal to 3.5 volts approximately.

Since the voltage on the gates of transistors P2, N2 and N3 is the same as the voltage on node T2A connected to the drains of transistors P2 and N2, the trigger point of the reference input buffer is in effect the voltage at node T2A, which is connected to the noninverting lead 27 at the input of op amp 25. The output signal from the op amp 25 is fed to the gate of P3 to establish a reference voltage at node T3A so that the voltage at the node T2A approaches the desired level of about 1.4 volts.

Since the ratios of the sizes of the transistors of the Schmitt trigger 10 are the same as the ratios of the sizes of the transistors of the reference input buffer stage 11A, and since the node T3A is connected to node T1 of the Schmitt trigger, the trigger point of the Schmitt trigger is the same as the trigger point of the reference input buffer, which is at the desired approximate 1.4 volt level.

FIG. 2 illustrates two waveforms, representing the reference voltage VREF, and the trigger voltage VTRIG with slow input transistions and a noisy reference voltage that produces a indeterminate output signal. A feature of the invention is that the Schmitt trigger input buffer with its hysteresis characteristic overcomes the effect of the slow input transistions. The hysteresis of the Schmitt trigger, which is controlled by the transistor sizes, causes a change in the threshold level of the trigger. The Schmitt trigger is characterized by two trigger points which are higher and lower than the desired 1.4 volt trigger level respectively. The trigger points are switched in response to the rising and falling edges of the input signal VIN. By virtue of the hysteresis of the Schmitt trigger, a significant improvement is realized in noise immunity for noise on the reference voltage and for noise on the input signal.

FIGS. 3a and 3b show the transfer curves for a normal inverter and a Schmitt trigger respectively, illustrating the hysteresis characteristic of the Schmitt trigger.

FIG. 4 represents a computer simulation obtained by simulating the operation of the Schmitt trigger input buffer in a noisy reference voltage environment. The input buffer of this invention affords better noise immunity and improves the tolerance to the noise level of the reference voltage, thereby increasing the reliability of the input buffer even when the input signal has a very slow transition time.

Claims (7)

What is claimed is:
1. A TTL/CMOS compatible input buffer network comprising:
a reference voltage generator for providing a reference voltage at a coupling electrical lead;
a Schmitt trigger input buffer coupled to said electrical lead;
said reference voltage generator comprising a reference input buffer stage having a first P-channel enhancement transistor, and first, second and third N-channel enhancement transistors;
an operational amplifier having a noninverting input terminal, an inverting input terminal, and an output lead;
a large P-channel enhancement transistor having gate, source and drain electrodes, the gate electrode of said large P-channel transistor being coupled to the output lead of said operational amplifier, and the drain electrode of said large P-channel transistor being coupled to said coupling electrical lead and to said P-channel transistor of said reference input buffer stage;
said operational amplifier, large P-channel transistor, and first P-channel transistor forming a negative feedback loop;
means for applying a fixed reference voltage to said inverting terminal of said operational amplifier;
means for connecting said noninverting terminal of said operational amplifier to the gate electrodes of said transistors of said reference input buffer stage;
said Schmitt trigger input buffer comprising a Schmitt trigger having a first P-channel enhancement transistor and first, second and third N-channel enhancement transistors; and an output stage having a native P-channel enhancement transistor and a fourth N-channel enhancement transistor, the gates of said native P-channel transistor and fourth N-channel transistor being connected to a node between said first P-channel enhancement transistor and said first N-channel enhancement transistor of said Schmitt trigger.
2. A TTL/CMOS compatible input buffer network as in claim 1, wherein the configuration, ratios and electrical characteristics of said P-channel and N-channel transistors of said Schmitt trigger are matched and substantially equivalent to the configuration, ratios and electrical characteristics of said P-channel and N-channel transistors respectively of said reference input buffer stage; and
wherein said reference input buffer stage includes an electrical shorting connection for connecting a node between said first P-channel and said first N-channel enhancement transistors to the gate electrodes of said first P-channel and said first, second and third N-channel enhancement transistors.
3. A TTL/CMOS compatible input buffer network as in claim 1 .[.including.]. .Iadd.in which said means for applying a fixed reference voltage to said inverting terminal of said operational amplifier comprises; .Iaddend.
first and second resistors connected in series and to a voltage source; and means for connecting said inverting input terminal of said operational amplifier to a node between said resistors.
4. A TTL/CMOS compatible input buffer network as in claim 1 including a large capacitor connected to said coupling electrical lead for damping noise on said reference voltage. .Iadd.
5. A TTL/CMOS compatible input buffer network comprising:
a Schmitt trigger circuit having a higher trigger point to rising input signals and a lower trigger point to falling input signals, and having an input line for receiving an input signal, an output line for providing an output signal, a ground terminal for being connected to a ground voltage, and a reference voltage lead which receives a reference voltage, said Schmitt trigger circuit comprising a plurality of transistors connected to form a Schmitt trigger;
a reference stage having transistors corresponding to each of said transistors of said Schmitt trigger circuit and having input and output lines, a ground terminal, and a reference voltage lead corresponding to those of said Schmitt trigger circuit, said transistors of said reference stage having length to width ratios substantially the same as corresponding transistors of said Schmitt trigger circuit, said transistors of said reference stage being connected to each other as in said Schmitt trigger circuit, and additionally said input and output lines of said reference stage being shorted together to supply a reference stage output voltage which is between said trigger points of said Schmitt trigger circuit; and
a reference voltage establishing circuit which receives a selected voltage and said reference stage output voltage, and generates said reference voltage such that said reference voltage such that said reference stage output voltage is equal to said selected voltage. .Iaddend. .Iadd.
6. A TTL/CMOS compatible input buffer network as in claim 5 in which said reference voltage establishing circuit comprises:
a large transistor, large enough to supply transient current for all input buffers in a system, said large transistor having a first current carrying terminal connected to a supply voltage and a second current carrying terminal for supplying said reference voltage, and a control terminal; and
an operational amplifier which:
in a TTL mode receives said selected voltage and said reference stage output voltage and provides an output signal to said control terminal of said large transistor, which generates said reference voltage, and
in a CMOS mode is disabled, whereby said large transistor is fully on and provides said supply voltage as said reference voltage;
said TTL/CMOS compatible input buffer network further comprising means for switching between said TTL mode and said CMOS mode. .Iaddend. .Iadd.
7. A TTL/CMOS compatible input buffer network as in claim 5 in which said reference voltage establishing circuit comprises:
a large transistor having one current carrying terminal connected to a supply voltage and a second current carrying terminal for providing said reference voltage; and
an operational amplifier which receives said selected voltage on one input terminal, said reference stage output voltage on another input terminal and which provides on an output terminal a control signal for controlling said large transistor. .Iaddend.
US07/610,603 1986-11-05 1990-11-08 TTL/CMOS compatible input buffer with Schmitt trigger Expired - Lifetime USRE34808E (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US06/927,289 US4783607A (en) 1986-11-05 1986-11-05 TTL/CMOS compatible input buffer with Schmitt trigger
US07/610,603 USRE34808E (en) 1986-11-05 1990-11-08 TTL/CMOS compatible input buffer with Schmitt trigger

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/610,603 USRE34808E (en) 1986-11-05 1990-11-08 TTL/CMOS compatible input buffer with Schmitt trigger

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US06/927,289 Reissue US4783607A (en) 1986-11-05 1986-11-05 TTL/CMOS compatible input buffer with Schmitt trigger

Publications (1)

Publication Number Publication Date
USRE34808E true USRE34808E (en) 1994-12-20

Family

ID=25454525

Family Applications (2)

Application Number Title Priority Date Filing Date
US06/927,289 Expired - Lifetime US4783607A (en) 1986-11-05 1986-11-05 TTL/CMOS compatible input buffer with Schmitt trigger
US07/610,603 Expired - Lifetime USRE34808E (en) 1986-11-05 1990-11-08 TTL/CMOS compatible input buffer with Schmitt trigger

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US06/927,289 Expired - Lifetime US4783607A (en) 1986-11-05 1986-11-05 TTL/CMOS compatible input buffer with Schmitt trigger

Country Status (4)

Country Link
US (2) US4783607A (en)
EP (1) EP0267017B1 (en)
JP (1) JP2555379B2 (en)
DE (2) DE3789199D1 (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5877632A (en) * 1997-04-11 1999-03-02 Xilinx, Inc. FPGA with a plurality of I/O voltage levels
US6246258B1 (en) 1999-06-21 2001-06-12 Xilinx, Inc. Realizing analog-to-digital converter on a digital programmable integrated circuit
US6335636B1 (en) 1998-09-09 2002-01-01 Altera Corporation Programmable logic device input/output circuit configurable as reference voltage input circuit
US6433579B1 (en) 1998-07-02 2002-08-13 Altera Corporation Programmable logic integrated circuit devices with differential signaling capabilities
US6472903B1 (en) 1999-01-08 2002-10-29 Altera Corporation Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards
US6489826B2 (en) * 1992-03-02 2002-12-03 Seiko Epson Corporation Clock generator with programmable non-overlapping clock-edge capability
US6714050B2 (en) 1999-03-24 2004-03-30 Altera Corporation I/O cell configuration for multiple I/O standards
US6831480B1 (en) 2003-01-07 2004-12-14 Altera Corporation Programmable logic device multispeed I/O circuitry
US6836151B1 (en) 1999-03-24 2004-12-28 Altera Corporation I/O cell configuration for multiple I/O standards
US6911860B1 (en) 2001-11-09 2005-06-28 Altera Corporation On/off reference voltage switch for multiple I/O standards
US6940302B1 (en) 2003-01-07 2005-09-06 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
US6958679B1 (en) 2004-02-05 2005-10-25 Xilinx, Inc. Binary hysteresis equal comparator circuits and methods
US6965251B1 (en) 2004-02-18 2005-11-15 Altera Corporation Input buffer with hysteresis option
US7023238B1 (en) 2004-01-07 2006-04-04 Altera Corporation Input buffer with selectable threshold and hysteresis option
US7053687B1 (en) 2004-02-05 2006-05-30 Xilinx, Inc. Binary hysteresis comparator circuits and methods
US20060267633A1 (en) * 2005-05-25 2006-11-30 Micron Technology, Inc. Pseudo-differential output driver with high immunity to noise and jitter
US7265587B1 (en) 2005-07-26 2007-09-04 Altera Corporation LVDS output buffer pre-emphasis methods and apparatus
US7307446B1 (en) 2003-01-07 2007-12-11 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
USRE40011E1 (en) 1995-10-16 2008-01-22 Altera Corporation System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
US20090224802A1 (en) * 2008-03-06 2009-09-10 Micron Technology, Inc. Devices and methods for driving a signal off an integrated circuit
US7598779B1 (en) 2004-10-08 2009-10-06 Altera Corporation Dual-mode LVDS/CML transmitter methods and apparatus
US7868658B1 (en) 2008-01-11 2011-01-11 Marvell International Ltd. Level shifter circuits and methods for maintaining duty cycle
US7953162B2 (en) * 2006-11-17 2011-05-31 Intersil Americas Inc. Use of differential pair as single-ended data paths to transport low speed data

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4841175A (en) * 1987-01-23 1989-06-20 Siemens Aktiengesellschaft ECL-compatible input/output circuits in CMOS technology
US4763021A (en) * 1987-07-06 1988-08-09 Unisys Corporation CMOS input buffer receiver circuit with ultra stable switchpoint
KR900001817B1 (en) * 1987-08-01 1990-03-24 강진구 Cmos input buffer with resistor
US5280200A (en) * 1989-04-10 1994-01-18 Tarng Min M Pipelined buffer for analog signal and power supply
US4999529A (en) * 1989-06-30 1991-03-12 At&T Bell Laboratories Programmable logic level input buffer
US5008570A (en) * 1990-03-30 1991-04-16 The United States Of America As Represented By The Secretary Of The Air Force Schmitt-triggered TTL to CML input buffer apparatus
US5322812A (en) * 1991-03-20 1994-06-21 Crosspoint Solutions, Inc. Improved method of fabricating antifuses in an integrated circuit device and resulting structure
US5410189A (en) * 1993-09-27 1995-04-25 Xilinx, Inc. Input buffer having an accelerated signal transition
KR0126254B1 (en) * 1993-10-06 1998-04-10 김광호 Data input buffer for semiconductor memory device
US5436588A (en) * 1993-12-17 1995-07-25 National Semiconductor Corp. Click/pop free bias circuit
US5469111A (en) * 1994-08-24 1995-11-21 National Semiconductor Corporation Circuit for generating a process variation insensitive reference bias current
US5510729A (en) * 1995-03-27 1996-04-23 General Datacomm, Inc. Output characteristics stabilization of CMOS devices
JP3612634B2 (en) * 1996-07-09 2005-01-19 富士通株式会社 Input buffer circuit for high-speed clock signal, the integrated circuit device, a semiconductor memory device, and an integrated circuit system
KR100263667B1 (en) * 1997-12-30 2000-08-01 김영환 A schmit trigger circuit
US6133772A (en) 1998-12-14 2000-10-17 Ati International Srl Differential input receiver and method for reducing noise
US6476638B1 (en) * 2001-06-07 2002-11-05 Xilinx, Inc. Input driver circuit with adjustable trip point for multiple input voltage standards
JP3680122B2 (en) * 2001-08-10 2005-08-10 シャープ株式会社 The reference voltage generation circuit
US20070103210A1 (en) * 2005-11-07 2007-05-10 Taiwan Semiconductor Manufacturing Company, Ltd. Power-on reset circuit for an integrated circuit
CN104393868A (en) * 2014-12-22 2015-03-04 厦门福齐电子科技有限公司 Input interface integrated circuit and input interface circuit thereof

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4032795A (en) * 1976-04-14 1977-06-28 Solitron Devices, Inc. Input buffer
DE2708021A1 (en) * 1977-02-24 1978-08-31 Eurosil Gmbh Circuitry for integrated in cmos technology to control the supply voltage integrated circuits
US4258272A (en) * 1979-03-19 1981-03-24 National Semiconductor Corporation TTL to CMOS input buffer circuit
US4430582A (en) * 1981-11-16 1984-02-07 National Semiconductor Corporation Fast CMOS buffer for TTL input levels
US4438352A (en) * 1980-06-02 1984-03-20 Xerox Corporation TTL Compatible CMOS input buffer
GB2130833A (en) * 1982-11-24 1984-06-06 Rca Corp Interface circuit
US4469959A (en) * 1982-03-15 1984-09-04 Motorola, Inc. Input buffer
US4471242A (en) * 1981-12-21 1984-09-11 Motorola, Inc. TTL to CMOS Input buffer
US4472647A (en) * 1982-08-20 1984-09-18 Motorola, Inc. Circuit for interfacing with both TTL and CMOS voltage levels
US4475050A (en) * 1981-12-21 1984-10-02 Motorola, Inc. TTL To CMOS input buffer
US4490633A (en) * 1981-12-28 1984-12-25 Motorola, Inc. TTL to CMOS input buffer
US4504747A (en) * 1983-11-10 1985-03-12 Motorola, Inc. Input buffer circuit for receiving multiple level input voltages
EP0154337A2 (en) * 1984-03-06 1985-09-11 Kabushiki Kaisha Toshiba Transistor circuit for semiconductor device with hysteresis operation and manufacturing method therefor
DD227843A1 (en) * 1984-10-10 1985-09-25 Mikroelektronik Zt Forsch Tech Cmos input level converter
US4563595A (en) * 1983-10-27 1986-01-07 National Semiconductor Corporation CMOS Schmitt trigger circuit for TTL logic levels
US4584492A (en) * 1984-08-06 1986-04-22 Intel Corporation Temperature and process stable MOS input buffer
US4587447A (en) * 1983-06-29 1986-05-06 Siemens Aktiengesellschaft Input signal level converter for an MOS digital circuit
US4612461A (en) * 1984-02-09 1986-09-16 Motorola, Inc. High speed input buffer having substrate biasing to increase the transistor threshold voltage for level shifting
US4820937A (en) * 1985-09-19 1989-04-11 Xilinx, Incorporated TTL/CMOS compatible input buffer

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4032795A (en) * 1976-04-14 1977-06-28 Solitron Devices, Inc. Input buffer
DE2708021A1 (en) * 1977-02-24 1978-08-31 Eurosil Gmbh Circuitry for integrated in cmos technology to control the supply voltage integrated circuits
US4258272A (en) * 1979-03-19 1981-03-24 National Semiconductor Corporation TTL to CMOS input buffer circuit
US4438352A (en) * 1980-06-02 1984-03-20 Xerox Corporation TTL Compatible CMOS input buffer
US4430582A (en) * 1981-11-16 1984-02-07 National Semiconductor Corporation Fast CMOS buffer for TTL input levels
US4471242A (en) * 1981-12-21 1984-09-11 Motorola, Inc. TTL to CMOS Input buffer
US4475050A (en) * 1981-12-21 1984-10-02 Motorola, Inc. TTL To CMOS input buffer
US4490633A (en) * 1981-12-28 1984-12-25 Motorola, Inc. TTL to CMOS input buffer
US4469959A (en) * 1982-03-15 1984-09-04 Motorola, Inc. Input buffer
US4472647A (en) * 1982-08-20 1984-09-18 Motorola, Inc. Circuit for interfacing with both TTL and CMOS voltage levels
GB2130833A (en) * 1982-11-24 1984-06-06 Rca Corp Interface circuit
US4587447A (en) * 1983-06-29 1986-05-06 Siemens Aktiengesellschaft Input signal level converter for an MOS digital circuit
US4563595A (en) * 1983-10-27 1986-01-07 National Semiconductor Corporation CMOS Schmitt trigger circuit for TTL logic levels
US4504747A (en) * 1983-11-10 1985-03-12 Motorola, Inc. Input buffer circuit for receiving multiple level input voltages
US4612461A (en) * 1984-02-09 1986-09-16 Motorola, Inc. High speed input buffer having substrate biasing to increase the transistor threshold voltage for level shifting
EP0154337A2 (en) * 1984-03-06 1985-09-11 Kabushiki Kaisha Toshiba Transistor circuit for semiconductor device with hysteresis operation and manufacturing method therefor
US4584492A (en) * 1984-08-06 1986-04-22 Intel Corporation Temperature and process stable MOS input buffer
DD227843A1 (en) * 1984-10-10 1985-09-25 Mikroelektronik Zt Forsch Tech Cmos input level converter
US4820937A (en) * 1985-09-19 1989-04-11 Xilinx, Incorporated TTL/CMOS compatible input buffer

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
B. L. Dokic, "CMOS Schmitt Triggers", IEE Proceedings, vol. 131, Part G, No. 5, Oct. 1984, pp. 197-202, IEE, Old Woking, Surrey, Great Britain.
B. L. Dokic, CMOS Schmitt Triggers , IEE Proceedings, vol. 131, Part G, No. 5, Oct. 1984, pp. 197 202, IEE, Old Woking, Surrey, Great Britain. *
Branko Dokic, "Modified CMOS Inverters", 2218 Microelectronics Journal, vol. 14 (1983) Jul.-Aug., No. 4, Kirkcaldy, Great Britain, pp. 39-44.
Branko Dokic, Modified CMOS Inverters , 2218 Microelectronics Journal, vol. 14 (1983) Jul. Aug., No. 4, Kirkcaldy, Great Britain, pp. 39 44. *
Paul R. Gray and Robert G. Meyers, "Analysis and Design of Analog Integrated Circuits" pp. 741-749, 762, John Wiley & Sons (2nd Ed.) 1984.
Paul R. Gray and Robert G. Meyers, Analysis and Design of Analog Integrated Circuits pp. 741 749, 762, John Wiley & Sons (2nd Ed.) 1984. *

Cited By (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6653881B2 (en) 1992-03-02 2003-11-25 Seiko Epson Corporation Clock generator with programmable non-overlapping-clock-edge capability
US20080129360A1 (en) * 1992-03-02 2008-06-05 Seiko Epson Corporation Clock Generator With Programmable Non-Overlapping-Clock-Edge Capability
US7642832B2 (en) 1992-03-02 2010-01-05 Seiko Epson Corporation Clock generator with programmable non-overlapping-clock-edge capability
US20050189978A1 (en) * 1992-03-02 2005-09-01 Seiko Epson Corporation Clock generator with programmable non-overlapping-clock-edge capability
US6900682B2 (en) 1992-03-02 2005-05-31 Seiko Epson Corporation Clock generator with programmable non-overlapping-clock-edge capability
US6489826B2 (en) * 1992-03-02 2002-12-03 Seiko Epson Corporation Clock generator with programmable non-overlapping clock-edge capability
US20040056699A1 (en) * 1992-03-02 2004-03-25 Seiko Epson Corporation Clock generator with programmable non-overlapping-clock-edge capability
US7352222B2 (en) 1992-03-02 2008-04-01 Seiko Epson Corporation Clock generator with programmable non-overlapping-clock-edge capability
USRE40011E1 (en) 1995-10-16 2008-01-22 Altera Corporation System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
US6294930B1 (en) 1997-04-11 2001-09-25 Xilinx, Inc. FPGA with a plurality of input reference voltage levels
US6204691B1 (en) 1997-04-11 2001-03-20 Xilinx, Inc. FPGA with a plurality of input reference voltage levels grouped into sets
US5877632A (en) * 1997-04-11 1999-03-02 Xilinx, Inc. FPGA with a plurality of I/O voltage levels
US6448809B2 (en) 1997-04-11 2002-09-10 Xilinx, Inc. FPGA with a plurality of input reference voltage levels
US6433579B1 (en) 1998-07-02 2002-08-13 Altera Corporation Programmable logic integrated circuit devices with differential signaling capabilities
US6335636B1 (en) 1998-09-09 2002-01-01 Altera Corporation Programmable logic device input/output circuit configurable as reference voltage input circuit
US6346827B1 (en) 1998-09-09 2002-02-12 Altera Corporation Programmable logic device input/output circuit configurable as reference voltage input circuit
US6472903B1 (en) 1999-01-08 2002-10-29 Altera Corporation Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards
US6836151B1 (en) 1999-03-24 2004-12-28 Altera Corporation I/O cell configuration for multiple I/O standards
US20050151564A1 (en) * 1999-03-24 2005-07-14 Altera Corporation I/O cell configuration for multiple I/O standards
US7034570B2 (en) 1999-03-24 2006-04-25 Altera Corporation I/O cell configuration for multiple I/O standards
US6714050B2 (en) 1999-03-24 2004-03-30 Altera Corporation I/O cell configuration for multiple I/O standards
US6351145B1 (en) 1999-06-21 2002-02-26 Xilinx, Inc. Realizing analog-to-digital converter on a digital programmable integrated circuit
US6246258B1 (en) 1999-06-21 2001-06-12 Xilinx, Inc. Realizing analog-to-digital converter on a digital programmable integrated circuit
US6911860B1 (en) 2001-11-09 2005-06-28 Altera Corporation On/off reference voltage switch for multiple I/O standards
US20050237082A1 (en) * 2003-01-07 2005-10-27 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
US7307446B1 (en) 2003-01-07 2007-12-11 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
US6831480B1 (en) 2003-01-07 2004-12-14 Altera Corporation Programmable logic device multispeed I/O circuitry
US7109743B2 (en) 2003-01-07 2006-09-19 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
US6940302B1 (en) 2003-01-07 2005-09-06 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
US7023238B1 (en) 2004-01-07 2006-04-04 Altera Corporation Input buffer with selectable threshold and hysteresis option
US7053687B1 (en) 2004-02-05 2006-05-30 Xilinx, Inc. Binary hysteresis comparator circuits and methods
US6958679B1 (en) 2004-02-05 2005-10-25 Xilinx, Inc. Binary hysteresis equal comparator circuits and methods
US6965251B1 (en) 2004-02-18 2005-11-15 Altera Corporation Input buffer with hysteresis option
US7598779B1 (en) 2004-10-08 2009-10-06 Altera Corporation Dual-mode LVDS/CML transmitter methods and apparatus
US20080211535A1 (en) * 2005-05-25 2008-09-04 Micron Technology, Inc. Pseudo-differential output driver with high immunity to noise and jitter
US20060267633A1 (en) * 2005-05-25 2006-11-30 Micron Technology, Inc. Pseudo-differential output driver with high immunity to noise and jitter
US7622957B2 (en) 2005-05-25 2009-11-24 Micron Technology, Inc. Pseudo-differential output driver with high immunity to noise and jitter
US7365570B2 (en) 2005-05-25 2008-04-29 Micron Technology, Inc. Pseudo-differential output driver with high immunity to noise and jitter
US7265587B1 (en) 2005-07-26 2007-09-04 Altera Corporation LVDS output buffer pre-emphasis methods and apparatus
US8175173B2 (en) * 2006-11-17 2012-05-08 Intersil Americas Inc. Methods and systems for transmitting signals differentially and single-endedly across a pair of wires
US7953162B2 (en) * 2006-11-17 2011-05-31 Intersil Americas Inc. Use of differential pair as single-ended data paths to transport low speed data
US7868658B1 (en) 2008-01-11 2011-01-11 Marvell International Ltd. Level shifter circuits and methods for maintaining duty cycle
US8183880B2 (en) 2008-03-06 2012-05-22 Micron Technology, Inc. Devices and methods for driving a signal off an integrated circuit
US20100213972A1 (en) * 2008-03-06 2010-08-26 Micron Technology, Inc. Devices and methods for driving a signal off an integrated circuit
US20090224802A1 (en) * 2008-03-06 2009-09-10 Micron Technology, Inc. Devices and methods for driving a signal off an integrated circuit
US7733118B2 (en) 2008-03-06 2010-06-08 Micron Technology, Inc. Devices and methods for driving a signal off an integrated circuit

Also Published As

Publication number Publication date
JPS63187816A (en) 1988-08-03
EP0267017B1 (en) 1994-03-02
JP2555379B2 (en) 1996-11-20
US4783607A (en) 1988-11-08
DE3789199T2 (en) 1994-06-01
EP0267017A1 (en) 1988-05-11
DE3789199D1 (en) 1994-04-07

Similar Documents

Publication Publication Date Title
DE69334054T2 (en) Integrated semiconductor circuit with input / output interface suitable for low amplitudes
US5872464A (en) Input buffer with stabilized trip points
US6307395B1 (en) Termination circuits and methods for bused and networked devices
US5227679A (en) Cmos digital-controlled delay gate
US6531892B2 (en) Bias voltage generator usable with circuit for producing low-voltage differential signals
US5594370A (en) High performance backplane driver circuit
US4820942A (en) High-speed, high-drive output buffer circuits with reduced ground bounce
US5828242A (en) Comparator with built-in hysteresis
US6320406B1 (en) Methods and apparatus for a terminated fail-safe circuit
US4760279A (en) Noise cancelling circuit
US5534804A (en) CMOS power-on reset circuit using hysteresis
US5541541A (en) Comparator circuit for decreasing shoot-through current on power switches
US5920204A (en) On/off control for a balanced differential current mode driver
US5495184A (en) High-speed low-power CMOS PECL I/O transmitter
US4504747A (en) Input buffer circuit for receiving multiple level input voltages
US6535031B1 (en) Programmable logic integrated circuit devices with low voltage differential signaling capabilities
JP3871381B2 (en) Buffer circuit with variable output impedance
US5546016A (en) MOS termination for low power signaling
US4471242A (en) TTL to CMOS Input buffer
US4772812A (en) Tri-state output buffer circuit including a capacitor and dynamic depletion mode switching device
US4333020A (en) MOS Latch circuit
US6459322B1 (en) Level adjustment circuit and data output circuit thereof
US4680487A (en) Input/output port including auxiliary low-power transistors
US5448182A (en) Driver circuit with self-adjusting impedance matching
KR0165538B1 (en) Integrated circuit for signal level converter

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: XILINX, INC.,CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSIEH, HUNG-CHENG;REEL/FRAME:024369/0669

Effective date: 19861105